Design techniques for very high speed digital delta-sigma modulators aimed at all-digital RF transmitters

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn , Issue , 2006, Pages 1113-1116

  Frappe A ^a   Flament, A ^a   Kaiser, A ^a   Stefanelli, B ^a   Cathelin, A ^b   Daouphars, R ^c  

^a Institut Superieur de l'Electronique et du Numerique   (France)

^b STMICROELECTRONICS   (France)

^c UNIVERSITÉ PIERRE ET MARIE CURIE   (France)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DELTA SIGMA MODULATION; DIGITAL ARITHMETIC; DIGITAL RADIO; DYNAMIC PROGRAMMING; MODULATION; SPEED; STANDARDS;

ADJACENT CHANNEL LEAKAGE RATIO (ACLR); DELTA-SIGMA; DELTA-SIGMA MODULATORS (DSM); DESIGN TECHNIQUES; DIGITAL GENERATION; DIGITAL-RF; DYNAMIC LOGICS; HIGH SPEEDS; INTERNATIONAL CONFERENCES; RADIO FREQUENCY (RF) SIGNALS;

MODULATORS;

EID: 47349104317     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2006.379634     Document Type: Conference Paper

References (13)

1. J. Sommarek, J. Vankka, J. Ketola, J. Lindeberg, and K. Halonen, "A digital modulator with bandpass delta-sigma modulator," in Solid-State Circuits Conference. ESSCIRC 2004, Proceeding of the 30th European, 2004, pp. 159-162.
2. A. Frappé, A. Flament, B. Stefanelli, A. Cathelin, and A. Kaiser, "All-digital RF signal generation for software defined radio," in Circuits and Systems for Communications, ICCSC'06, Third IEEE International Conference on, 2006, pp. 171-174.
3. ETSI, "Universal mobile telecommunications system (UMTS): UE radio transmission and reception (FDD)," Technical Specification 125 101 v7.2.0, 2005.
4. J. Tao, T. Long, and S. I. Long, "High efficiency switch mode amplifiers for mobile and base station applications," Final Report for MICRO Project, Department of Electrical and Computer Engineering, University of California, Santa Barbara, 2000-2001.
5. J. F. Carpentier, A. Cathelin, C. Tilhac, P. Garcia, P, Persechini, P. Conti, P. Ancey, G. Bouche, G. Caruyer, D. Belot, C. Arnaud, C. Billard, G. Parat, J. B. David, P. Vincent, M. A. Dubois, and C. Enz, "A SiGe:C BiCMOS WCDMA zero-IF RF front-end using an above-IC BAW filter," in Solid-State Circuits Conference, Digest of Technical Papers. ISSCC, 2005 IEEE International, 2005, pp. 394-395 Vol. 1.
6. K. Gentile, "Fundamentals of digital quadrature modulation," in RF Design, Feb. 2003.
7. S. R. Norsworthy, R. Schreier, and G. C. Ternes, Delta-Sigma Data Converters Theory, Design, and Simulation, 1997.
8. C. Nagendra, M. J. Irwin, and R. M. Owens, "Area-time-power tradeoffs in parallel adders," Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II: Express Briefs, IEEE Transactions on], vol. 43, pp. 689-702, 1996.
9. G. Jaberipur, B. Parhami, and M. Ghodsi, "Weighted bit-set encodings for redundant digit sets: theory and applications," in Signals, Systems and Computers. Conference Record of the Thirty-Sixth Asilomar Conference on, 2002, pp. 1629-1633 vol.2.
10. H. R. Srinivas and K. K. Parhi, "A fast VLSI adder architecture," Solid-State Circuits, IEEE Journal of, vol. 27, pp. 761-767, 1992.
11. J. M. Muller, Arithmétique des ordinateurs, 1989.
12. A. Frappé, A. Kaiser, and A. Cathelin, "Procédé de traitement d'un signal numérique au sein d'un modulateur delta-sigma, et modulateur delta-sigma numérique correspondant," patent pending, 2006.
13. J. M. Rabaey, Digital Integrated Circuits: A Design Perspective, 1996.