Modeling time-triggered protocols and verifying their real-time schedules

Proceedings - Formal Methods in Computer Aided Design, FMCAD 2007

Volumn , Issue , 2007, Pages 231-238

  Pike, Lee ^a  

^a Galois Inc

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; INTERCONNECTION NETWORKS; MODEL CHECKING; REAL TIME CONTROL; THEOREM PROVING; TIME MEASUREMENT;

ARBITRARY TIME; BOUNDED MODEL; DISTRIBUTED SYSTEMS; HARDWARE REALIZATION; MODEL BASED (OPC); MODULO THEORIES; REAL-TIME IMPLEMENTATIONS; REAL-TIME MODELING; SATISFIABILITY (QSAT); TIME SCHEDULING; TIME TRIGGERED MODEL; TIME TRIGGERED PROTOCOLS; TIME-TRIGGERED SYSTEMS; TIMING ASSUMPTIONS; TIMING CHARACTERISTICS; TIMING PARAMETERS; UNDERLYING SYSTEMS;

FORMAL METHODS;

EID: 47249090848     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FAMCAD.2007.10     Document Type: Conference Paper

References (20)

1. J. Rushby, "Systematic formal verification for fault-tolerant time-triggered algorithms," IEEE Transactions on Software Engineering, vol. 25, no. 5, pp. 651-660, September 1999.
2. P. Koopman, Ed., Critical Embedded Automotive Networks, ser. IEEE Micro, vol. 22-4. IEEE Computer Society, July/August 2002.
3. P. Traverse, I. Lacaze, and J. Souyris, "Airbus fly-by-wire - a total approach to dependability," in IFIP Congress Topical Sessions, 2004, pp. 191-212.
4. J. Rushby, "Bus architectures for safety-critical embedded systems," in EMSOFT 2001: Proceedings of the First Workshop on Embedded Software, ser. Lecture Notes in Computer Science, T. Henzinger and C. Kirsch, Eds., vol. 2211. Lake Tahoe, CA: Springer-Verlag, Oct. 2001, pp. 306-323.
5. H. Kopetz, Real-Time Systems. Kluwer Academic Publishers, 1997.
6. R. W Butler and G. B. Finelli, "The infeasibility of quantifying the reliability of life-critical real-time software," Software Engineering, vol. 19, no. 1, pp. 3-12, 1993, available at http://citeseer.nj.nec.com/butler93infeasibility.html.
7. P. Miner, A. Geser, L. Pike, and J. Maddalon, "A unified fault-tolerance protocol," in Formal Techniques, Modeling and Analysis of Timed and Fault-Tolerant Systems (FORMATS-FTRTFT), ser. LNCS, Y. Lakhnech and S. Yovine, Eds., vol. 3253. Springer, 2004, pp. 167-182, available at http://www.cs.indiana.edu/~lepike/pub_pages/unified.html.
8. H. Pfeifer, "Formal analysis of fault-tolerant algorithms in the time-triggered architecture," Ph.D. dissertation, Universität Ulm, 2003, available at http://www.informatik.uni-ulm.de/ki/Papers/pfeifer-phd.html.
9. S. Owre, J. Rusby, N. Shankar, and F. von Henke, "Formal verification for fault-tolerant architectures: Prolegomena to the design of PVS," IEEE Transactions on Software Engineering, vol. 21, no. 2, pp. 107-125, February 1995.
10. L. Pike, "A note on inconsistent axioms in rushby's "systematic formal verification for fault-tolerant time-triggered algorithms"," IEEE Transactions on Software Engineering, vol. 32, no. 5, pp. 347-348, May 2006, available at http://www.cs.indiana.edu/~lepike/pub_pages/ time_triggered.html.
11. W Torres-Pomales, M. R. Malekpour, and P. Miner, "ROBUS-2: A faulttolerant broadcast communication system," NASA Langley Research Center, Tech. Rep. NASA/TM-2005-213540, 2005.
12. L. de Moura, S. Owre, H. Rueß, J. Rushby, N. Shankar, M. Sorea, and A. Tiwari, "SAL 2," in Computer-Aided Verification, CAV 2004, ser. Lecture Notes in Computer Science, R. Alur and D. Peled, Eds., vol. 3114. Boston, MA: Springer-Verlag, July 2004, pp. 496-500.
13. N. A. Lynch, Distributed Algorithms. Morgan Kaufmann, 1996.
14. D. Davies and J. F. Wakerly, "Synchronization and matching in redundant systems," IEEE Transactions on Computers, vol. 27, no. 6, pp. 531-539, June 1978.
15. T. K. Srikanth and S. Toueg, "Optimal clock synchronization," Journal of the ACM, vol. 34, no. 3, pp. 626-645, July 1987.
16. L. Pike, "Formal verification of time-triggered systems," Ph.D. dissertation, Indiana University, 2006, available at http://www.cs.indiana.edu/ ~lepike/phd.html.
17. L. Pike and S. D. Johnson, "The formal verification of a reintegration protocol," in EMSOFT '05: Proceedings of the 5th ACM international conference on Embedded software. New York, NY, USA: ACM Press, 2005, pp. 286-289, available at http://www.cs.indiana.edu/~lepike/pub_pages/ emsoft.html.
18. L. Pike, J. Maddalon, P. Miner, and A. Geser, "Abstractions for fault-tolerant distributed system verification," in Theorem Proving in Higher Order Logics (TPHOLs), ser. LNCS, K. Slind, A. Bunker, and G. Gopalakrishnan, Eds., vol. 3223. Springer, 2004, pp. 257-270, available at http://www.cs.indiana.edu/~lepike/pub_pages/abstractions.html.
19. G. M. Brown and L. Pike, "Easy parameterized verification of biphase mark and 8N1 protocols," in The Proceedings of the 12th International Conference on Tools and the Construction of Algorithms (TACAS'06), 2006, pp. 58-72, available at http://www.cs.indiana.edu/~lepike/pub_pages/bmp.html.
20. S. Knapp and W Paul, "Realistic worst case execution time analysis in the context of pervasive system verification," in Program Analysis and Compilation, Theory and Practice: Essays Dedicated to Reinhard Wilhelm, ser. LNCS volume 4444. Springer, 2006, pp. 53-81.