Easy parameterized verification of biphase mark and 8N1 Protocols

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3920 LNCS, Issue , 2006, Pages 58-72

  Brown, Geoffrey M ^a   Pike, Lee ^b  

^a INDIANA UNIVERSITY   (United States)

^b Galois Connections   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA COMMUNICATION EQUIPMENT; DECISION THEORY; ERROR ANALYSIS; PARAMETER ESTIMATION; REAL TIME SYSTEMS; THEOREM PROVING;

8N1 PROTOCOL; BIPHASE MARK PROTOCOL (BMP); PARAMETERIZED FORMAL VERIFICATION; REAL-TIME MODEL CHECKERS;

NETWORK PROTOCOLS;

EID: 33745797088     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11691372_4     Document Type: Conference Paper

References (15)

1. Maxim Integrated Products, Inc. Determining Clock Accuracy Requirements for UART Communications, June 2003. Available at http://www.maxim-ic.com/ appnotes.cfm/appnote_number/2141.
2. J Strother Moore. A formal model of asynchronous communication and its use in mechanically verifying a biphase mark protocol. Formal Aspects of Computing, 6(1):60-91, 1994.
3. D. V. Hung. Modelling and verification of biphase mark protocols using PVS. In Proceedings of the International Conference on Applications of Concurrency to System Design (CSD'98), pages 88-98. IEEE Computer Society Press, 1998.
4. S. Ivanov and W. O. D. Griffioen. Verification of a biphase mark protocol. Technical Report CSI-R9915, University of Nijmegen Computing Science Institute, 1999.
5. T. Henzinger, J. Preussig, and H. Wong-Toi. Some lessons from the Hytech experience. In Proceedings of the 40th Annual Conference on Decision and Control, pages 2887-2892, 2001.
6. F. W. Vaandrager and A. L. de Groot. Analysis of a Biphase Mark Protocol with Uppaal and PVS. Technical Report NIII-R0455, Nijmegen Institute for Computing and Information Science, 2004.
7. Leonardo de Moura, Sam Owre, Harald Rueß, John Rushby, N. Shankar, Maria Sorea, and Ashish Tiwari. SAL 2. In Computer-Aided Verification, CAV'04, volume 3114 of LNCS, pages 496-500, Boston, MA, July 2004. Springer-Verlag.
8. Leonardo de Moura, Harald Rueß, and Maria Sorea. Bounded model checking and induction: From refutation to verification. In Computer-Aided Verification, CAV'03, volume 2725 of LNCS, 2003.
9. Leonardo de Moura, Sam Owre, Harald Ruess, John Rushby, and N. Shankar. The ICS decision procedures for embedded deduction. In 2nd International Joint Conference on Automated Reasoning (IJCAR), volume 3097 of LNCS, pages 218-222, Cork, Ireland, July 2004. Springer-Verlag.
10. Bruno Dutertre and Maria Sorea. Timed systems in SAL. Technical Report SRI-SDL-04-03, SRI International, 2004.
11. Bruno Dutertre and Maria Sorea. Modeling and verification of a fault-tolerant real-time startup protocol using calendar automata. In FORMATS/FTRTFT, pages 199-214, 2004.
12. John Rushby. Verification diagrams revisited: Disjunctive invariants for easy verification. In Computer-Aided Verification, CAV'00, volume 1855 of LNCS, pages 508-520, Chicago, IL, July 2000. Springer-Verlag.
13. Aurore Annichini, Ahmed Bouajjani, and Mihaela Sighireanu. TReX: A tool for reachability analysis of complex systems. In Computer-Aided Verification, CAV'01, pages 368-372, London, UK, 2001. Springer-Verlag.
14. Lee Pike and Steven D. Johnson. The formal verification of a reintegration protocol. In EMSOFT '05: Proceedings of the 5th ACM international conference on Embedded software, pages 286-289, New York, NY, USA, 2005. ACM Press.
15. Geoffrey M. Brown. Verification of a data synchronization circuit for all time. Unpublished, 2005.