Online monitoring of FPGA-based co-processing engines embedded in dependable workstations

Proceedings - IOLTS 2007 13th IEEE International On-Line Testing Symposium

Volumn , Issue , 2007, Pages 79-84

  Bartzoudis, Nikolaos ^a   McDonald Maier, Klaus ^a  

^a UNIVERSITY OF ESSEX   (United Kingdom)

Author keywords

Dependable systems; Error detection; FPGAs; Online monitoring

Indexed keywords

ERROR ANALYSIS; ERRORS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTERFACES (COMPUTER); MONITORING;

(+ MOD 2N) OPERATION; CO-PROCESSING; CONCURRENT ERROR DETECTION (CED); FORENSIC ANALYSIS; INTERNATIONAL (CO); MONITOR (CO); MONITORING SYSTEMS; ON LINE TESTING; ON-LINE MONITORING; STATE-MACHINES; SYSTEM AVAILABILITY;

ERROR DETECTION;

EID: 46749093797     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IOLTS.2007.51     Document Type: Conference Paper

References (13)

1. S. Schonberg, "Impact of PCI bus load on applications in a PC architecture", in Proceedings of the 24th IEEE Real-Time Systems Symposium (RTSS 2003), Cancun, Mexico, Dec. 2003, pp. 430- 439.
2. J.A. Nacif, F.M. Paula, H. Foster, C.N. Coelho, F.C. Sica, A.O. Fernandes, and D.C. Da Silva, "An Assertion Library for On-Chip White-Box Verification at Run-Time", in Proceedings of 4th IEEE Latin American Test Workshop (LATW), Brazil, Feb. 2003.
3. A. Gupta, "Assertion-based verification turns the corner", IEEE Design & Test of Computers, 2002, 19, (4), pp. 131-132.
4. J.A. Nacif, F.M. De Paula, C.N. Jr. Coelho, H. Foster, F.C. Sica and A.O. Fernandes, "The Chip is Ready. Am I done? On-chip Verification using Assertion Processors", in Proceedings of the 12th international Conference on Very Large Scale Integration - System-on-Chip (IFIP VLSI-SoC), Germany, 2003.
5. M. Abramovici, P. Bradley, K. Dwarakanath, P. Levin, G. Memmi, and D. Miller, "A reconfigurable design-fordebug infrastructure for SoCs", in Proceedings of the 43rd ACM/IEEE Design Automation Conference, San Francisco, USA, July 2006, pp. 7- 12.
6. T. Klevin, and L. Lindh, "Scalable Architecture for Real-time Applications and use of bus-monitoring". In Proceedings of the Sixth International Conference on Real-Time Computing Systems and Applications (RTCSA '99), Hong Kong, China, Dec. 1999 pp. 208-211.
7. M. El Shobaki, and L. Lindh, "A hardware and software monitor for high-level system-on-chip verification", in Proceedings of the 2001 International Symposium on Quality Electronic Design, San Jose, CA, USA 2001, pp. 56-61.
8. N. Busa, G. Alkadi, M. Verberne, R.P. Llopis and S. Ramanathan, "RAPIDO: a modular, multi-board, heterogeneous multi-processor, PCI bus based prototyping framework for the validation of SoC VLSI designs", in Proceedings of the 13th IEEE International Workshop on Rapid System Prototyping, Darmstadt, Germany, July 2002, pp. 159-165.
9. C.-F. Kao, C.-H. Lin, and I.-J. Huang, "Configurable AMBA On-Chip Real-Time Signal Tracer", in Proceedings 12th Asia and South Pacific Design Automation Conf. (ASP-DA C 2007), Yokohama, Japan, Jan. 2007, pp. 114-115.
10. R. DeVille, I. Troxel, and A. George, "Performance Monitoring for Run-time Management of Reconfigurable Devices", in Proceedings of the 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA), Las Vegas, USA, June 2005, pp. 175-181.
11. S. Ricardo and J. R. De Almeida, "Run-time monitoring for dependable systems: an approach and a case study", in Proceedings of the 23rd IEEE International Symposium on Reliable Distributed Systems (SRDS 2004), Florianopolis, Brazil, Oct. 2004, pp. 41-49.
12. M. Jevtic, V. Zerbe, and S. Brankov, "Multilevel Validation of Online Monitor for Hard Real-Time Systems", in Proceedings of the 24th International Conference on microelectronics (MlEL 2004), vol. 2, Serbia and Montenegro, May 2004, pp. 755-758.
13. A.B.T. Hopkins and K.D. McDonald-Maier, "Debug support for complex Systems on-Chip: A review", IEE Proceedings in Computers & Digital Techniques, July 2006, 153, (4), pp. 197-207.