|
Volumn , Issue , 2007, Pages 450-455
|
A new methodology for interconnect parasitics extraction considering photo-lithography effects
a b,c a a c |
Author keywords
[No Author keywords available]
|
Indexed keywords
DESIGN AUTOMATION CONFERENCE (DAC);
DESIGN FLOWS;
EXPERIMENTAL RESULTS;
FAST ALGORITHMS;
INTERCONNECT PARASITICS;
PARASITIC EXTRACTION;
PARASITICS;
RESOLUTION ENHANCEMENT TECHNIQUES (RET);
SIGNAL INTEGRITY ANALYSIS;
SOUTH PACIFIC;
SUB-WAVELENGTH LITHOGRAPHY;
TIMING VERIFICATION;
COMPUTER AIDED DESIGN;
DIGITAL INTEGRATED CIRCUITS;
EXTRACTION;
GEOMETRY;
HETEROJUNCTION BIPOLAR TRANSISTORS;
INDUSTRIAL ENGINEERING;
LITHOGRAPHY;
MECHANIZATION;
OPTICAL DESIGN;
PHOTOACOUSTIC EFFECT;
QUALITY ASSURANCE;
RELIABILITY;
SIGNAL PROCESSING;
ERROR ANALYSIS;
|
EID: 46649113753
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ASPDAC.2007.358027 Document Type: Conference Paper |
Times cited : (18)
|
References (11)
|