An interconnect-centric approach to cyclic shifter design using fanout splitting and cell order optimization

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2007, Pages 616-621

  Zhu, Haikun ^a   Zhu, Yi ^a   Cheng, Chung Kuan ^a   Harris, David M ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b HARVEY MUDD COLLEGE   (United States)

Author keywords

Cyclic shifter; Fanout splitting; Integer linear programming; Interconnect; Permutation

Indexed keywords

(T ,S)-SPLITTING; CONVENTIONAL DESIGNS; CRITICAL PATHS; DEMULTIPLEXERS; DESIGN AUTOMATION CONFERENCE (DAC); SOUTH PACIFIC;

DEMULTIPLEXING; DIGITAL INTEGRATED CIRCUITS; INDUSTRIAL ENGINEERING; MECHANIZATION;

COMPUTER AIDED DESIGN;

EID: 46649094412     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2007.358054     Document Type: Conference Paper

References (12)

1. N. H. Weste and D. Harris, CMOS VLSI Design : A Circuits and Systems Perspective, 3rd ed. Addison-Wesley Publisher, May 2004.
2. J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits - A Design Perspective, 2nd ed. Prentice-Hall Publisher, Dec. 2002.
3. M. A. Hillebrand, T. Schurger, and P.-M. Seidel, "How to half wire lengths in the layout of cyclic shifter," in Proc. of the Intl. Conf. on VLSI Design, 2001, pp. 339-344.
4. P.-M. Seidel and K. Fazel, "Two-dimensional folding strategies for improved layouts of cyclic shifters," in Proc. of the IEEE annual Symposium on VLSI, 2004, pp. 277-278.
5. G. M. Tharakan and S. M. Kang, "A new design of a fast barrel switch network," IEEE Journal of Solid-State Circuits, vol. 27, no. 2, pp. 217-221, 1992.
6. S.-J. Yih, M. Cheng, and W.-S. Feng, "Multilevel barrel shifter for cordic design," Electronics Letters, vol. 32, no. 13, pp. 1178-1179, June 1996.
7. ILOG CPLEX 9.1 Reference Manual, ILOG Inc., Apr. 2005.
8. ILOG CPLEX Callable Library 9.1 Reference Manual, ILOG Inc., Apr. 2005.
9. I. Sutherland, B. Sproull, and D. Harris, Logical Effort: Designing Fast CMOS Circuits. Morgan Kaufmann, Feb. 1999.
10. Z. Huang and M. Ercegovac, "Effect of wire delay on the design of prefix adders in deep submicron technology," in Proc. of the Asilomar Conf. on Signals Systems and Computers, vol. 2, 2000, pp. 1713-1717.
11. D. Harris and I. Sutherland, "Logical effort of carry propagate adders," in Proc. of the Asilomar Conf. on Signals Systems and Computers, vol. 1, 2003, pp. 873-878.
12. K. P. Acken, M. J. Irwin, and R. M. Owens, "Power comparisons for barrel shifter," in Proc. of the Intl. Symp. on Low Power Electronics and Design (ISLPED), 1996, pp. 209-212.