Cache organizations for H.264/AVC motion compensation

Proceedings - 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2007

Volumn , Issue , 2007, Pages 534-541

  Kim, Ju Hyun ^a   Hyun, Gyoung Hwan ^b   Lee, Hyuk Jae ^b  

^a SAMSUNG Electronics   (South Korea)

^b Seoul National University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

AND REAL TIME; CACHE LINES; CACHE ORGANIZATIONS; CONFLICT MISSES; DATA ACCESSING; DIRECT MAPPED CACHE; FRAME MEMORY; H.264/AVC; IN ORDER; INTERNATIONAL CONFERENCES; MEMORY ARCHITECTURE(MA); MEMORY BANDWIDTHS; PERFORMANCE IMPROVEMENTS; PRE-FETCHING; PRE-FETCHING SCHEMES; PREFETCH; SEQUENTIAL DATA;

COMPUTER SYSTEMS; DATA REDUCTION; EMBEDDED SYSTEMS; EQUATIONS OF MOTION; MAPS; MOTION COMPENSATION; MOTION PICTURE EXPERTS GROUP STANDARDS; REAL TIME SYSTEMS; SOCIETIES AND INSTITUTIONS; TELECOMMUNICATION SYSTEMS;

CACHE MEMORY;

EID: 46449102671     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTCSA.2007.74     Document Type: Conference Paper

References (10)

1. Joint Video Team, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification, ITU-T Rec. H.264 and ISO/EC 14496-10 AVC, May 2003.
2. RongGang Wang, JinTao Li, and Chao Huang, "Motion compensation memory access optimization strategies for H.264/AVC decoder," in Proc. IEEE Int. Conf. Acoustics, Speech, and Signal Processing, vol. 5, pp. 97-100, March 2005.
3. Chuan-Yung Tsai, Tung-Chien Chen, To-Wei Chen, and Liang-Gee Chen, "Bandwidth optimized motion compensation hardware design for H.264/AVC HDTV decoder," in Proc. Int. Symp. Circuits and Systems, vol. 2, pp. 273-276, August 2005.
4. Joint Video Team H.264/AVC Reference Software, version JM 7.3, http://iphome.hhi.de/suehring/tml/download/.
5. Iain E. G. Richardson, H.264 and MPEG-4 Video Compression, John Wiley & Sons, 2003.
6. T. C. Chen, Y. W. Huang, and L. G. Chen, "Fully utilized and reusable architecture for fractional motion estimation of H.264/AVC," in Proc. of Int. Conf. on Accoustics, Speech, and Signal Processing, vol. 5, pp. 9-12, 2004.
7. T. W. Chen, Y. W. Huang, T. C. Chen, Y. H. Chen, C. Y. Tsai, and L. G. Chen, "Architecture Design of H.264/AVC Decoder with Hybrid Task Pipelining for High Definition Videos," in Proc. Int. Symp. Circuits and Systems, vol. 3, pp. 2931-2934, May 2005.
8. S. Z. Wang, T. A. Lin, T. M. Liu, and C. Y. Lee, "A new motion, compensation design for H.264/AVC decoder," in Proc. Int. Symp. Circuits and Systems, vol. 5, pp. 4558-4561, May 2005.
9. Hansoo Kim and In-Cheol Park, "High-performance and low-power memory-interface architecture for video processing applications," IEEE Trans. Circuits and Systems for Video Technology, vol. 11, pp.1160-1170, Nov. 2001.
10. Jiahui Zhu, Ligang Hou, Wuchen Wu, Ronggang Wang, Chao Huang, and JinTao Li, "High performance synchronous DRAMs controller in H.264 HDTV decoder," in Proc. Int. Conf. Solid-State and Integrated Circuits Technology, vol. 3, pp. 1621-1624, Oct. 2004.