Signal folding in A/D converters

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 51, Issue 1, 2004, Pages 3-14

  Pan, Hui ^a   Abidi, Asad A ^b  

^a BROADCOM CORPORATION   (United States)

^b Department of Civil and Environmental Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; ANALOG TO DIGITAL CONVERSION; BINARY CODES; CMOS INTEGRATED CIRCUITS; DIGITAL INTEGRATED CIRCUITS; DIGITAL SIGNAL PROCESSING; ENCODING (SYMBOLS); FLIP FLOP CIRCUITS; INTERPOLATION; LOGIC CIRCUITS;

ANALOG ENCODING; GRAY CODE; SIGNAL FOLDING; ZERO CROSSING SIGNAL;

INTEGRATED CIRCUIT LAYOUT;

EID: 4644312523     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2003.821278     Document Type: Article

References (33)

1. B. D. Smith, "An unusual analog-digital conversion method," IRE Trans. Instrum. Meas., pp. 155-160, June 1956.
2. J. D. Edson and H. H. Henning, "Broadband codecs for an experimental 224 Mb/s PCM terminal," Bell Syst. Tech. J., vol. 44, pp. 1887-1940, Nov. 1965.
3. J. S. Fleischman and V. R. Saari, "Precision circuitry for 110 Mb/s analog-to-digital conversion," in Proc. Int. Solid-State Circuits Conf., Philadelphia, PA, 1966, pp. 16-17.
4. A. Arbel and R. Kurz, "Fast ADC," IEEE Trans. Nucl. Sci., vol. NS-22, pp. 446-451, Feb. 1975.
5. C. E. Woodward, K. H. Konkle, and M. L. Naiman, "A monolithic voltage-comparator array for A/D converters," IEEE J. Solid-State Circuits, vol. SC-10, pp. 392-399, Dec. 1975.
6. E. Graves, "Very high speed data acquisition," Analog Dialogue, vol. 13, no. 2, pp. 3-7, 1979.
7. U. Fiedler and D. Seitzer, "A high-speed 8 bit A/D converter based on a gray-code multiple folding circuit," IEEE J. Solid-State Circuits, vol. SC-14, pp. 547-551, 1979.
8. R. J. van de Plassche and R. E. J. van de Grift, "A high-speed 7 bit A/D converter," IEEE J. Solid-State Circuits, vol. SC-14, pp. 938-943, Dec. 1979.
9. R. E. J. van de Grift and R. J. van de Plassche, "A monolithic 8-bit video A/D converter," IEEE J. Solid-State Circuits, vol. SC-19, pp. 374-378, 1984.
10. R. E. J. van de Grift, I. W. J. M. Rutten, and M. van de Veen, "An 8-bit video ADC incorporating folding and interpolation techniques," IEEE J. Solid-State Circuits, vol. SC-22, pp. 944-953, Dec. 1987.
11. B. Gilbert, "A monolithic microsystem for analog synthesis of trigonometric functions and their inverses," IEEE J. Solid-State Circuits, vol. SSC- 17, pp. 1179-1191, Dec. 1982.
12. R. J. van de Plassche and P. Baltus, "An 8-bit 100-MHz full-Nyquist analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 23, pp. 1334-1344, Dec. 1988.
13. W. T. Colleran and A. A. Abidi, "A 10-b, 75-MHz two-stage pipelined bipolar A/D converter," IEEE J. Solid-State Circuits, vol. 28, pp. 1187-1199, Dec. 1993.
14. R. Roovers and M. Steyaert, "Design of CMOS A/D converters with folding and/or interpolating techniques," in Proc. Advanced A-D and D-A Conversion Techniques and Their Applications, July 1994, pp. 76-81.
15. C. W. Moreland, "An 8b 150MSample/s serial ADC," in ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 1995, pp. 210-211.
16. F. Murden and R. Gosser, "12b 40 Msample/s two-stage A/D converter," in ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 1995, pp. 216-217.
17. B. Nauta and A. G. W. Venes, "A 70-MS/s 110-mW 8-b CMOS folding and interpolating A/D converter," IEEE J. Solid-State Circuits, vol. 32, pp. 1302-1308, Dec. 1995.
18. A. G. W. Venes and R. J. van de Plassche, "An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing," IEEE J. Solid-State Circuits, vol. 31, pp. 1846-1853, Dec. 1996.
19. M. P. Flynn and D. J. Allstot, "CMOS folding A/D converters with current-mode interpolation," IEEE J. Solid-State Circuits, vol. 31, pp. 1248-1257, Sept. 1996.
20. M. Flynn and B. Sheahan, "A 400 MSample/s 6b CMOS folding and interpolating ADC," in ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 1998, pp. 150-151.
21. 2," IEEE J. Solid-State Circuits, vol. 32, pp. 1887-1895, Dec. 1997.
22. P. Vorenkamp and R. Roovers, "A 12-b, 60-MSamples/s cascaded folding and interpolating ADC," IEEE J. Solid-State Circuits, vol. 32, pp. 1876-1886, Dec. 1997.
23. H. F. Taylor, "An optical analog-to-digital converter - design and analysis," IEEE J. Quantum Electron, vol. QE-15, pp. 210-216, Apr. 1979.
24. B. Jalali and Y. M. Xie, "Optical folding-flash analog-to-digital converter with analog encoding," Opt. Lett., vol. 20, pp. 1901-1903, Sept. 1995.
25. F. J. Taylor, "Residue arithmetic: A tutorial with examples," IEEE Comput., vol. 17, pp. 50-62, May 1984.
26. N. S. Szabo and R. I. Tanaka, Residue Arithmetic and Its Applications to Computer Technology. New York: McGraw-Hill, 1967.
27. P. E. Pace, P. A. Ramamoorthy, and D. Styer, "A preprocessing architecture for resolution enhancement in high-speed analog-to-digital converters," IEEE Trans. Circuits Syst. II, vol. 41, pp. 373-379, June 1994.
28. P. E, Pace, D. Styer, and I. A. Akin, "A folding ADC employing a robust symmetrical number system with Gray-code properties," in Proc. 1998 IEEE Int. Symp. Circuits and Systems, Monterey, CA, May-June 31-3, 1998, pp. 224-227.
29. S. H. Lewis and P. R. Gray, "A pipelined 5-MSample/s 9-bit analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 22, pp. 954-961, Dec. 1987.
30. S. H. Lewis, H. S. Fetterman, G. F. Gross Jr, R. Ramachandran, and T. R. Viswanathan, "A 10b 20-Msample/s analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 27, pp. 351-358, Mar. 1992.
31. M. J. Choe, B. S. Song, and K. Bacrania, "A 13-b 40-MSamples/s CMOS pipelined folding ADC with background offset trimming," IEEE J. Solid-State Circuits, vol. 35, pp. 1781-1790, Dec. 2000.
32. H. Pan, M. Segami, M. Choi, J. Cao, and A. A. Abidi, "A 3.3-V 12-b 50-MS/s AD converter in 0.6-μm CMOS with over 80-dB SFDR," IEEE J. Solid-State Circuits, vol. 35, pp. 1769-1780, Dec. 2000.
33. S. Limotyrakis, K. Y. Nam, and B. A. Wooley, "Analysis and simulation of distortion in folding and interpolating A/D converters," IEEE Trans. Circuits Syst. II, vol. 49, pp. 161-169,