Analysis of timing jitter in inverters induced by power-supply noise

Proceedings - 2006 International Conference on Design and Test of Integrated Systems in Nanoscale Technology, IEEE DTIS 2006

Volumn , Issue , 2006, Pages 53-56

  Strak, Adam ^a   Tenhunen, Hannu ^a  

^a ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCKS; HOLE MOBILITY; INTELLIGENT SYSTEMS; LINEAR TRANSFORMATIONS; MATHEMATICAL TRANSFORMATIONS; MONTE CARLO METHODS; NANOTECHNOLOGY; TIMING CIRCUITS; TIMING JITTER;

ANALOG TO DIGITAL CONVERTERS; CLOSED-FORM EXPRESSION; FREQUENCY DISTRIBUTIONS; MULTIPHASE CLOCK; POWER-SUPPLY NOISE; SWITCHED CAPACITOR; TRANSFORMATION PROCESS; TRANSISTOR MODEL;

ANALOG TO DIGITAL CONVERSION;

EID: 46249132829     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dtis.2006.1708708     Document Type: Conference Paper

References (6)

1. D.A. Johns and K. Martin, Analog Integrated Circuit Design. John Wiley and Sons, 1997, ISBN: 0-471-14448-7.
2. T. Sakurai, and A.R. Newton, "Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas," IEEE Journal of Solid-State Circuits, vol. 25, pp. 584-594, Apr. 1990.
3. A.I. Kayssi, K.A. Sakallah, and T.M. Burks, "Analytical Transient Response of CMOS Inverters," IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 39, pp. 42-45, Jan. 1992.
4. J.M. Daga, S. Turgis, and D. Auvergne, "Inverter Delay Modelling for Sumicrometre CMOS Process," IEE Electronics Letters, vol. 32, pp. 2070-2071, Oct. 1996.
5. H-C. Chow, and W-S. Feng, "An Analytical CMOS Inverter Delay Model Including Channel-Length Modulations," IEEE Journal of Solid-State Circuits, vol. 27, pp. 1303-1306, Sept. 1992.
6. L. Bisdounis, S. Nikolaidis, and O. Koufopavlou, "Analytical Transient Response and Propagation Delay Evaluation of the CMOS Inverter for Short-Channel Devices," IEEE Journal of Solid-State Circuits, vol. 33, pp. 302-306, Feb. 1998.