Dynamic reconfiguration for increased functional density

Proceedings - The 6th IEEE International Workshop on System on Chip for Real Time Applications, IWSOC 2006

Volumn , Issue , 2006, Pages 33-36

  El Araby, Nahla A ^a   Wahba, Ayman M ^b   Bedor, Hassan S ^b  

^a CANADIAN INTERNATIONAL COLLEGE   (Egypt)

^b Ain Shams University

Author keywords

[No Author keywords available]

Indexed keywords

(100) SILICON; COMPUTING TASKS; DYNAMIC RECONFIGURATIONS; FUNCTIONAL DENSITY; HARDWARE DESIGNERS; INTERNATIONAL (CO); REAL-TIME APPLICATIONS; RUN TIME; RUN TIME RECONFIGURABLE; RUN TIME RECONFIGURATION (RTR); RUNTIME RECONFIGURABILITY; SOFTWARE DESIGNERS; SYSTEM ON CHIP (SOCS); TO MANY; VIRTUAL MEMORY;

DATA COMPRESSION; DIGITAL ARITHMETIC; DYNAMIC MODELS; WAVE FILTERS;

DIGITAL FILTERS;

EID: 46249130719     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IWSOC.2006.348260     Document Type: Conference Paper

References (9)

1. Eylon Caspi. Michael Chu, Randy Huang, Joseph Yeh, Yury Markovskiy. John Wawrzynek, and Andre DeHon, "Stream Computations Organized for Reconfigurable Execution (SCORE): Introduction and Tutorial", in Proceedings of the 10th International Conference on Field Programmable Logic and Applications, FPL'00, August 2000.
2. Eylon Caspi, "Programming SCORE". Technical Report No. EECS-2005-25, EECS Department, University of California, Berkeley, 2005
3. P. McCurry, F. Morgan, L. Kilmartin, "Xitinx FPGA implementation of an image classifier for object detection applications". IEEE Intl. Conference on Image Processing, Vol. 3, pp. 346-349, 2001
4. Raj, Krishnamurthy, "A Survey of Next Generation Reconfigurable Architectures for Embedded Computing", Technical Report No. GIT-CC-01-29, Georgia Institute of Technology, 2001
5. L. Dung, and M. Lin, "A maskable memory architecture for rank-order filtering", IEEE Transactions on Consumer Electronics, Vol. 50, Issue 2, pp. 558-564, May 2004.
6. H Hu, G. Haan, "Classification-based Hybrid Filters for Image Processing", in Proceedings of SPIE '06, Visual Communications and Image Processing, J. Apostolopoulos, A Said, Editors, Vol. 6077, 2006
7. A. GRAY, "Parallel Sub-Convolution Filter Bank Architecture", in Proceedings of the International Svmposium on Circuits and Systems. ISCAS'03, Vol. 4, pp. 528-531. May, 2003.
8. G. Agosta, F Bruschi, M. Santambrogio, and D Sciuto, "A data oriented approach to the design of reconfigurable stream decoders", In proc. 3"' Workshop on Embedded Systems for Real-Time Multimedia, pp. 107-112, 2005.
9. C. Bobda, and A Ahmadinia, "Dynamic interconnection of reconfigurable modules on reconfigurable devices", IEEE Design & Test of Computers, Vol. 22, No. 5, pp. 443-451, 2005.