High performance scientific computing using FPGAS with IEEE floating point and logarithmic arithmetic for lattice QCD

Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2006, Pages 29-34

  Callanan, Owen ^a   Gregg, David ^a   Nisbet, Andy ^b   Peardon, Mike ^a  

^a TRINITY COLLEGE DUBLIN   (Ireland)

^b MANCHESTER METROPOLITAN UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; DIGITAL ARITHMETIC; ELECTRIC POWER SUPPLIES TO APPARATUS; FUZZY LOGIC; NUMBER THEORY;

DOUBLE PRECISION; FIELD PROGRAMMABLE LOGIC (FPL); FLOATING POINT (FP); HIGH PERFORMANCE; IEEE FLOATING POINTS; INTERNATIONAL CONFERENCES; LATTICE QCD; LOGARITHMIC ARITHMETIC; LOGARITHMIC NUMBER SYSTEM (LNS); NUMBER SYSTEMS; PC CLUSTERING; PERFORMANCE MATRICES; RECENT DEVELOPMENT; RESEARCH WORKS; SCIENTIFIC COMPUTATIONS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 46249092208     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2006.311191     Document Type: Conference Paper

References (12)

1. L Zhuo, V Prasanna, "Sparse Matrix-Vector Multiplication on FPGAs", Proc. 2005 ACM/SIGDA 13th Int Symposium on Field-Programmable Gate Arrays, pp.63.
2. T Wettig; "Performance of machines for lattice QCD simulations", Lattice 2005, Proceedings of Science, ref. PoS(LAT2005)019.
3. F Belletti et al, "Computing for LQCD: apeNEXT" Computing in Science & Engineering, vol.8, no.1 pp. 18- 29.
4. P A Boyle et al., "Overview of the QCDSP and QCDOC Computers," IBM J. Research and Development, vol. 49, nos. 2-3, 2005, pp. 351-365.
5. Dom Holmgren; "PC Clusters for Lattice QCD", Published in Nuclear Physics Proceedings Suppl.140:183-189,2005.
6. A Gellrich, D Pop, P Wenger, H Wittig, M Hasenbusch, K Jansen, "Lattice QCD Calculations on Commodity Clusters at DESY", in Proc. Computing in High Energy Physics 2003, Published by eConf, ref C0303241.
7. Don Holmgren; "Cluster Development at Fermilab", All Hands Meeting, Jefferson Lab, Virginia, USA, June 2005, available at http://lqcd.fnal.gov/allhands_holmgren.pdf
8. O Callanan, A Nisbet, E Ozer, J Sexton, D Gregg, "FPGA Implementation of a Lattice Quantum Chromodynamics Algorithm Using Logarithmic Arithmetic," in Proc Parallel and Distributed Processing Symposium 2005, pp. 146b.
9. R Matousek, M Tichý, Z Pohl, J Kadlec, C Softley, N Coleman, "Logarithmic Number System and Floating-Point Arithmetics on FPGA", in Proc. FPL 2002, LNCS, Volume 2438, Jan 2002, p.627
10. M Haselman, M Beauchamp, A Wood, S Hauck, K Underwood, K S Hemmert, "A comparison of floating point and logarithmic number systems for FPGAs," in Proc. IEEE FCCM 2005, pp. 181-190.
11. K Underwood, "FPGAs vs. CPUs: trends in peak floatingpoint performance" in Proc. 2004 ACM/SIGDA 12th Int. Symposium on Field Programmable Gate Arrays, pp. 171.
12. D Moloney, D Geraghty, and F Connor, "The performance of IEEE floating-point operators on FPGAs", IEE ISSC 2004 IEE Conf. Pub. 2004, Vol. CP506 p.601.