System-platform simulation model applied to performance analysis of multiprocessor video encoding

Industrial Embedded Systems - IES'2006

Volumn , Issue , 2006, Pages

  Assayad, Ismail ^a   Yovine, Sergio ^a  

^a VERIMAG   (France)

Author keywords

Embedded systems; MPEG 4 video encoder; Multiprocessors; Performance; Simulation

Indexed keywords

BANDWIDTH; COMPUTER PROGRAMMING LANGUAGES; ENCODING (SYMBOLS); INTEGRATED CIRCUITS; MODAL ANALYSIS; MOTION PICTURE EXPERTS GROUP STANDARDS; MULTIMEDIA SYSTEMS; MULTIPROCESSING SYSTEMS;

APPLIED (CO); AT SYSTEMS; AVAILABLE BANDWIDTH (ABW); FRAME RATES; MODELLING AND SIMULATION (MAS); MPEG-4 VIDEO; MULTI PROCESSOR HARDWARE; MULTIMEDIA APPLICATIONS; PERFORMANCE ANALYSES; PLATFORM BASED DESIGN (PBD); SIMULATION MODELLING; VIDEO ENCODING;

EMBEDDED SYSTEMS;

EID: 46249083905     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IES.2006.357458     Document Type: Conference Paper

References (18)

1. Inf. technology - Coding of audio-visual objects - Part 2: Visual. Prentice Hall, ISO/IEC 14496-2:2001.
2. Matthew Adiletta, Mark Rosenbluth, Debra Bernstein, Gilbert Wolrich, and Hugh Wilkinson. The next generation of Intel IXP network processors. In INTEL technology journal, volume 6, Intel Communications Group, Intel Corporation, Aug 2002.
3. I. Assayad, V. Bertin, F-X. Defaut, Ph. Gerner, O. Quévreux, and S. Yovine. JAHUEL: A formal framework for software synthesis. In ICFEM'05, 2005.
4. I. Assayad, Ph. Gemer, S. Yovine, and V. Bertin. Modelling, analysis and implementation of an on-line video encoder. In In DFMA '05. IEEE Computer Society, 2005.
5. Ismail Assayad and Sergio Yovine. P-ware: Performanceaware transaction-level simulation for network processor applications. Technical report, Verimag, Centre Équation, 38610 Gières, June 2006.
6. Felice Balarin, Yosinori Watanabe, Harry Hsieh, Luciano Lavagno, Claudio Passerone, and Alberto Sangiovanni-Vincentelli. Metropolis: An integrated electronic system design environment. Computer, 36(4):45-52, 2003.
7. W. Cesario, A. Baghdadi, L. Gauthier, D. Lyonnard, G. Nicolescu, Y. Paviot, S. Yoo, A. A. Jerraya, and M. Diaz-Nava. Component-based design approach for multicore socs. In DAC '02: Proceedings of the 39th conference on Design automation, pages 789-794, New York, NY, USA, 2002. ACM Press.
8. Radu Cornea, Nikil Dutt, Rajesh Gupta, Ingolf Krueger, Alex Nicolau, Doug Schmidt, and Sandeep Shukla. Forge: A framework for optimization of distributed embedded systems software. In IPDPS '03: Proceedings of the 17th International Symposium on Parallel and Distributed Processing, page 208.1, Washington, DC, USA, 2003. IEEE Computer Society.
9. Abhijit Davare, Qi Zhu, John Moondanos, and Alberto Sangiovanni- Vincentelli. Jpeg encoding on the intel mxp5800: A platform-based design case study. In IEEE 2005 3rd Workshop on Embedded Systems for Real-time Multimedia, September 2005.
10. Santanu Dutta, Rune Jensen, and Alf Rieckmann. Viper: A multiprocessor SOC for advanced set-top box and digital TV systems. IEEE Design and Test of Computers, 18(5):21-31, Sept/Oct2001.
11. F. Ghenassia. Trasaction Level Modelling with SystemC. TLM Concepts and Applications for embedded systems. Springer, 2006.
12. Antoine Jalabert, Srinivasan Murali, Luca Benini, and Giovanni De Micheli. Pipescompiler: A tool for instantiating application specific networks on chip. In DATE, pages 884-889, 2004.
13. S. Mahadevan, M. Storgaard, J. Madsen, and K. M. Virk. ARTS: A system-level framework for modeling mpsoc components and analysis of their causality. In 13th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS). IEEE Computer Society, sep 2005.
14. Arno Moonen, Rene van den Berg, Marco Bekooij, Harpreet Bhullar, and Jef van Meerbergen. A multi-core architecture for in-car digital entertainment. In Proceedings of the GSPx conference, 2005.
15. Joann M. Paul, Donald E. Thomas, and Andrew S. Cassidy. High-level modeling and simulation of single-chip programmable heterogeneous multiprocessors. ACM Trans. Des. Autom. Electron. Syst., 10(3):431-461, 2005.
16. Pierre G. Paulin, Chuck Pilkington, Michel Langevin, Essaid Bensoudane, and Gabriela Nicolescu. Parallel programming models for a multi-processor soc platform applied to high-speed traffic management. In CODES+ISSS '04: Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, pages 48-53, New York, NY, USA, 2004. ACM Press.
17. Alberto Sangiovanni-Vincentelli. Defining platform-based design. EEdesign, EETimes, February 2002.
18. X. Zhu, W. Qin, and S. Malik. Modeling operation and microarchitcture concurrency for communication architectures with application to retargetable simulation. In ACM CODES+ISSS'04, 2004.