High-level modeling and simulation of single-chip programmable heterogeneous multiprocessors

ACM Transactions on Design Automation of Electronic Systems

Volumn 10, Issue 3, 2005, Pages 431-461

  Paul, Joann M ^a,b   Thomas, Donald E ^a,b   Cassidy, Andrew S ^a,b  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Computer aided design; Heterogeneous multiprocessors; Performance modeling; Schedulers; System modeling

Indexed keywords

EID: 33745209889     PISSN: 10844309     EISSN: 10844309     Source Type: Journal    
DOI: 10.1145/1080334.1080335     Document Type: Article

References (28)

1. BENINI, L. AND DE MICHELI, G. D. 2002. Networks on chips: A new SoC paradigm. IEEE Comput. 35, 1 (Jan.), 70-78.
2. BERGAMASCHI, R., BOLSENS, I., GUPTA, R., HARR, R., JERRAYA, A., KEUTZER, K., OLUKOTUN, K., AND VISSERS, K. 2001. Are single-chip multiprocessors in reach? IEEE Desgin Tset Comput. 18, 1 (Jan.-Feb.), 82-89.
3. BOBREK, A., PIEPER, J., NELSON, J., PAUL, J., AND THOMAS, D. 2004. Modeling shared resource contention using a hybrid simulation/analytical approach. In Proceedings of Design Automation and Test in Europe. 2 (Mar.), 1144-1149.
4. CASSIDY, A., PAUL, J., AND THOMAS, D. 2003. Layered, multi-threaded, high-level performance design. In Proceedings of Design Automation and Test in Europe. 954-959.
5. CESÁRIO, W., NICOLESCU, G., GAUTHIER, L., LYONNARD, D., AND JERRAYA, A. 2001. Colif: A design representation for application-specific multiprocessor SoCs. IEEE Design Test of Comput. 18, 5 (Sept.-Oct.), 8-20.
6. CORNEA, R., DUTT, N., GUPTA, R., KRUEGEH, I., NICOLAU, A., SCHMIDT, D., AND SHUKLA, S. 2003. FORGE: A framework for optimization of distributed embedded systems software. In Proceedings of the International Parallel and Distributed Processing Symposium. 208-220.
7. DIJKSTRA, E. W. 1968. The structure of the THE-multiprogramming system. Commun. ACM 11, 5, 341-346.
8. EKER, J., JANNECK, J., LEE, E., LIU, J., LIU, X., LUDVIG, J., NEUENDORPPER, S., SACHS, S., AND XIONG, Y. 2003. Taming heterogeneity - the Ptolemy approach. In Proceedings of the IEEE 91, 1 (Jan.), 127-144.
9. GHARSALLI, P., MEFTALI, S., ROUSSEAU, F., AND JERRAYA, A. 2002. Automatic generation of embedded memory wrapper for multiprocessor SoCs. In Proceedings of the ACM / IEEE Design Automation Conference. 596-601.
10. GLASS, R. 1998. Reuse: What's wrong with this picture? IEEE Softw. 15, 2 (Mar.-Apr.), 57-59.
11. GRATTAN, B., STITT, G., AND VAHID, F. 2002. Codesign-extended applications. In Proceedings of the International Workshop on Hardware I Software Co-Design. 1-6.
12. HENNESSY, J. L. AND PATTERSON, D. A. 1996. Computer Architecture: A Quantitative Approach, 2nd Ed. Morgan Kaufman, San Francisco, CA.
13. INTEL CORP. 2001. Intel IXA Software Development Kit. Ver. 2.0.
14. INTEL CORP. 2001. IXP 1200 Network Processor Datasheet.
15. KARIM, F., MELLAN, A., NGUYEN, A., AYDONAT, U., AND ABDELRAHMAN, T. 2004. A multilevel computing architecture for embedded multimedia applications. IEEE Micro. 24, 3 (May-June), 56-66.
16. KEUTZER, K., NEWTON, A. R., RABAEY, J. M., AND SANGIOVANNI-VINCENTELLI, A. 2000. System-level design: Orthogonalization of concerns and platform-based design. IEEE Trans. Comput.-Aid. Design. 19, 12, 1523-1543.
17. LEE, E., AND SANGIOVANNI-VINCENTELLI, A. 1998. A framework for comparing models of computation. IEEE Trans. Comput.-Aid. Design. 17, 12, 1217-1229.
18. PAUL, J. AND THOMAS, D. 2002. A layered, codesign virtual machine approach to modeling computer systems. In Proceedings of Design Automation and Test in Europe. 522-528.
19. PAUL, J., EATEDALI, C., AND THOMAS, D. 2002. The design context of concurrent computation systems. In Proceedings of the International Workshop on Hardware I Software Co-Design. 19-24.
20. PAUL, J., BOBREK, A., NELSON, J., PIEPER, J., AND THOMAS, D. 2003. Schedulers as model-based design elements in programmable heterogeneous multiprocessors. In Proceedings of the ACM/IEEE Design Automation Conference. 408-411.
21. RICHTER, K. AND ERNST, R. 2002. Event model interfaces for heterogeneous system analysis. In Proceedings of the Design Automation and Test in Europe. 506-513.
22. SEITZ, C. L. 1980. System Timing. In Introduction to VLSI Systems. C. Mead, L. Conway. Eds. (Chapt. 7). Addison-Wesley, Reading, MA.
23. SITARAMAN, M., KULCZYCKI, G., KRONE, J., OGDEN, W., AND REDDY, A. L. N. 2001. Performance specification of software components. In Proceedings of the 2001 Symposium on Software Reusability: Putting Software Reuse in Context 26, 3, 3-10.
24. SKILLICORN, D. AND TALIA, D. 1998. Models and languages for parallel computing. ACM Comput. Surv.30, 2 (June).
25. SYSTEMC. Available at http://www.systemc.org/.
26. WALDVOGEL, M., VARGHESE, G., TURNER, J., AND PLATTNER, B. 1997. Scalable high speed IP routing lookups. In Proceedings of the ACM SIGCOMM '97 conference on Applications, Technologies, Architectures, and Protocols for Computer Communication 27, 4, 25-36.
27. WOLF, W. 2003. How many system architectures? IEEE Comput. 36, 3 (Mar.), 93-95.
28. ZEIGLER, B., PRAEHOFER, H., AND KIM, T. 2000. Theory of Modeling and Simulation, 2nd Ed. Academic Press, San Diego, CA.