Formal coverification of embedded systems using model checking

Conference Proceedings of the EUROMICRO

Volumn 1, Issue , 2000, Pages 106-113

  Cortés, Luis Alejandro ^a   Eles, Petru ^a   Peng, Zebo ^a  

^a LINKÖPING UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

CO-VERIFICATION; COMPUTATIONAL MODEL; HARDWARE AND SOFTWARE; HARDWARE/SOFTWARE SYSTEMS; SYMBOLIC MODEL CHECKING; TIMING REQUIREMENTS; VERIFICATION TECHNIQUES;

HARDWARE; MODEL CHECKING; PETRI NETS;

EMBEDDED SYSTEMS;

EID: 44949205941     PISSN: 10896503     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.2000.874622     Document Type: Conference Paper

References (20)

1. R. Alur, T. A. Henzinger, and P.-H. Ho, "Automatic Symbolic Verification of Embedded Systems," in IEEE Trans. Softwure Engineering, vol. 22, pp. 181-201, March 1996.
2. F. Balarin, H. Hsieh, A. Jurecska, L. Lavagno, and A. Sangiovanni-Vincentelli, "Formal Verification of Embedded Systems based on CFSM Networks," in Proc. DAC, 1996, pp. 568-571.
3. R. E. Bryant, "Symbolic Boolean Manipulation with Ordered Binary-Decision Diagrams," in ACM Computing Surveys, vol. 24, pp. 293-318, Sept. 1992.
4. J. R. Burch, E. M. Clarke, D. E. Long, K. L. McMillan, and D. L. Dill, "Symbolic Model Checking for Sequential Circuit Verification," in IEEE Trans. CAD of Integrated Circuits and Systems, vol. 13, pp. 401-424, April 1994.
5. S. Campos, E. M. Clarke, W. Marrero, and M. Minea, "Timing Analysis of Industrial Real-Time Systems," in Proc. Workshop on Industrial-Strength Formal Specification Techniques, 1995, pp. 97-107.
6. E. M. Clarke, E. A. Emerson, and A. P. Sistla, "Automatic Verification of Finite-State Concurrent Systems Using Temporal Logic Specifications," in ACM Trans. on Programming Languages and Systems, vol. 8, pp. 244-263, April 1986.
7. L. A. CortCs, P. Eles, and Z. Peng, "A Petri Net based Model for Heterogeneous Embedded Systems," in Proc. NORCHIP Conference, 1999, pp. 248-255.
8. L. A. CortCs, P. Eles, and Z. Peng, "Verification of Embedded Systems using a Petri Net based Representation," to appear in Proc. Intl. Symposium on System Synthesis, 2000.
9. P. J. Drongowski, "Software architecture in realtime systems," in Proc. Workshop on Real-Time Applications, 1993, pp. 198-203
10. J. D. Gannon, J. M. Purtilo, and M. V. Zelkowitz, Software Specification: A Comparison of Formal Methods. Norwood, NJ: Ablex Publishing, 1994.
11. E. H. A. Garcez and W. Rosenstiel, "CVF-Coverification Framework," in Proc. Brazilian Symposium on Integrated Circuit Design, 1998, pp. 103-106.
12. P.-A. Hsiung, "Hardware-Software Coverification of Concurrent Embedded Real-Time Systems," in Proc. Eurornicro RTS, 1999, pp. 216-223.
13. A. J. Hu, "Formal Hardware Verification with BDDs: An Introduction," in Proc. Pacifc Rim Conference on Communications, Computers and Signal Processing, 1997, pp. 677-682.
14. C. Kern and M. R. Greenstreet, "Formal Verification in Hardware Design: A Survey," in ACM Trans. on Design Automation of Electronic Systems, vol. 4, pp. 123-193, April 1999.
15. P. Maciel, E. Barros, and W. Rosenstiel, "A Petri Net Model for Hardware/Software Codesign," in Design Automation for Embedded Systems, vol. 4, pp. 243-3 10, Oct. 1999.
16. E. Pastor, 0. Roig, J. Cortadella, and R. M. Badia, "Petri Net Analysis Using Boolean Manipulation," in Application and Theory of Petri Nets 1994, R. Valette, Ed. LNCS 815, Berlin: Springer-Verlag, 1994, pp. 416-435.
17. The SMV System, http://www. cs. cmu. edu/-modelcheck/ smv. html
18. E. Stoy, "A Petri Net Based Unified Representation for Hardware/ Software CO-Design," Licentiate Thesis, Dept. of Computer and Information Science, Linkoping University, Linkoping, 1995.
19. K. Strehl and L. Thiele, "Symbolic Model Checking of Process Networks Using Interval Diagrams Techniques," in Proc. IC-CAD, 1998, pp. 686-692.
20. G. Wimmel, "A BDD-based Model Checker for the PEP Tool," Major Individual Project Report, Dept. of Computing Science, University of Newcastle, Newcastle, May 1997.