|
Volumn , Issue , 2007, Pages 240-243
|
A 312-MHz CT ΔΣ modulator using a SC feedback DAC with reduced peak current
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CLOCKS;
DELTA SIGMA MODULATION;
DIGITAL INTEGRATED CIRCUITS;
ELECTRIC CURRENTS;
ENERGY STORAGE;
JITTER;
MULTICARRIER MODULATION;
NETWORKS (CIRCUITS);
SILICON;
CIRCUIT PERFORMANCES;
CLOCK JITTER SENSITIVITY;
CLOCK PULSES;
CONTINUOUS-TIME (CT);
DELTA-SIGMA ADC;
EUROPEAN;
MAXIMUM SNR;
PEAK CURRENTS;
RF-CMOS;
SECOND ORDERS;
SOLID-STATE CIRCUITS CONFERENCE;
SWITCHED CAPACITOR (SC);
SWITCHED CURRENT (SI);
ANALOG TO DIGITAL CONVERSION;
|
EID: 44849115361
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ESSCIRC.2007.4430288 Document Type: Conference Paper |
Times cited : (4)
|
References (6)
|