메뉴 건너뛰기




Volumn , Issue , 2007, Pages 240-243

A 312-MHz CT ΔΣ modulator using a SC feedback DAC with reduced peak current

Author keywords

[No Author keywords available]

Indexed keywords

CLOCKS; DELTA SIGMA MODULATION; DIGITAL INTEGRATED CIRCUITS; ELECTRIC CURRENTS; ENERGY STORAGE; JITTER; MULTICARRIER MODULATION; NETWORKS (CIRCUITS); SILICON;

EID: 44849115361     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2007.4430288     Document Type: Conference Paper
Times cited : (4)

References (6)
  • 2
    • 33845630644 scopus 로고    scopus 로고
    • A 20-mW 640-MHz CMOS Continuous-Time ΣΔ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB
    • Dec
    • G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, and E. Romani, "A 20-mW 640-MHz CMOS Continuous-Time ΣΔ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB," IEEE Journal of Solid-State Circuits, vol. 41, no. 12, pp. 2641-2649, Dec. 2006.
    • (2006) IEEE Journal of Solid-State Circuits , vol.41 , Issue.12 , pp. 2641-2649
    • Mitteregger, G.1    Ebner, C.2    Mechnig, S.3    Blon, T.4    Holuigue, C.5    Romani, E.6
  • 3
    • 20144368296 scopus 로고    scopus 로고
    • M. Ortmanns, F. Gerfers, and Y. Manoli, A Continuous-Time SA Modulator With Reduced Sensitivity to Clock Jitter Through SCR Feedback, IEEE Transactions on Circuits and Systems-Part I: Fundamental Theory and Applications, 52, no. 5, pp. 875-884, May 2005.
    • M. Ortmanns, F. Gerfers, and Y. Manoli, "A Continuous-Time SA Modulator With Reduced Sensitivity to Clock Jitter Through SCR Feedback," IEEE Transactions on Circuits and Systems-Part I: Fundamental Theory and Applications, vol. 52, no. 5, pp. 875-884, May 2005.
  • 5
    • 0346342400 scopus 로고    scopus 로고
    • Triple-Mode Continuous-Time ΣΔ Modulator With Switched-Capacitor Feedback DAC for a GSM-EDGE/CDMA2000/UMTS Receiver
    • Dec
    • R. van Veldhoven, "Triple-Mode Continuous-Time ΣΔ Modulator With Switched-Capacitor Feedback DAC for a GSM-EDGE/CDMA2000/UMTS Receiver," IEEE Journal of Solid-State Circuits, vol. 38, no. 12, pp. 2069-2076, Dec. 2003.
    • (2003) IEEE Journal of Solid-State Circuits , vol.38 , Issue.12 , pp. 2069-2076
    • van Veldhoven, R.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.