A novel Kohonen SOM-based image compression architecture suitable for moderate density FPGAs

Image and Vision Computing

Volumn 26, Issue 8, 2008, Pages 1094-1105

  Kurdthongmee, W ^a  

^a WALAILAK UNIVERSITY   (Thailand)

Author keywords

FPGA based implementation; Image compression; Image quantization; Kohonen self organizing map

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; DIGITAL SIGNAL PROCESSING; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); IMAGE QUALITY; PARALLEL PROCESSING SYSTEMS; SELF ORGANIZING MAPS;

FPGA BASED IMPLEMENTATION; IMAGE QUANTIZATION; INTEGER ARITHMETIC; KOHONEN SELF ORGANIZING MAP;

IMAGE COMPRESSION;

EID: 44549088870     PISSN: 02628856     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.imavis.2007.11.010     Document Type: Article

References (14)

1. Dekker A.H. Kohonen neural networks for optimal colour quantization. Network: Computation in Neural Systems 5 (1994) 351-367
2. Kanjanawanishkul K., and Uyyanonvara B. Novel Fast colour reduction algorithm for time-constrained applications. Journal of Visual Communication and Image Reconstruction (2004)
3. T. Kohonen, The self-organizing map, in: Proceedings of IEEE, 78(9) (1990) 1464-1480.
4. T. Honkela, Self-organizing maps in natural language processing. PhD thesis, Helsinki University of Technology, Espoo, Finland. http://www.cis.hut.fi/~tho/thesis/.
5. Kurdthongmee W. Design and implementation of an FPGA-based multiple-colour LED display board. Journal of Microprocessors and Microsystems 29 (2005) 327-336
6. Kurdthongmee W. The hardware-based implementation of the colour palette generation stage of a colour image quantization algorithm. Journal of Microprocessors and Microsystems 30 (2006) 234-249
7. N.M. Nasrabadi, Y. Feng, Vector quantization of images based upon Kohonen self-organizing feature maps, in: Proceedings of IEEE ICNN, 1988, pp. I101-I108.
8. Opencore Organization, Opencore's SD RAM Controller Module, .
9. Pei S.C., and Lo Y.S. Colour image compression and limited display using self-organization Kohonen map. IEEE Transactions on Circuits and Systems for Video Technology 8 2 (1998) 191-204
10. V. Peiris, B. Hochet, M. Declercq, Implementation of a fully parallel Kohonen map: a mixed analog digital approach, in: Proceedings of IEEE World Congress on Computational Intelligence, Orlando, FL, USA, 1994, pp. 2064-2069.
11. Sudha N., Srikanthan T., and Mailachalam B. A VLSI architecture for 3D self-organizing map based colour quantization and its FPGA implementation. Journal of Systems Architecture 48 (2003) 337-352
12. Sudha N. An ASIC implementation of Kohonen's map based colour image compression. Journal of Real-Time Imaging 10 (2004) 31-39
13. D.Soudris, et al., Data-reuse and parallel embedded architecture for low-power, real-time multimedia applications, in: Proceedings of 10th International Workshop PATMOS, 2000, pp. 243-254.
14. Xilinx Inc., Xilinx's Virtex-II Pro Family of FPGAs Datasheet, .