Real-time scheduling of dynamic bottleneck facilities of wafer fabrication processes

Shanghai Jiaotong Daxue Xuebao/Journal of Shanghai Jiaotong University

Volumn 42, Issue 4, 2008, Pages

  Li, Xiao Hong ^a   Zhou, Bing Hai ^a  

^a SHANGHAI JIAO TONG UNIVERSITY   (China)

Author keywords

Dynamic bottleneck; Holon mechanism; Real time scheduling; Wafer fabrication

Indexed keywords

FABRICATION; PRODUCTION;

CYCLE TIME; DYNAMIC BOTTLENECK; HOLON MECHANISM; REAL TIME; WORK IN PROCESS (WIP);

SCHEDULING;

EID: 44449114278     PISSN: 10062467     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (8)

1. Glassy C R, Weng W W. Dynamic batching heuristic for simultaneous processing [J]. IEEE Transactions on Semiconductor Manufacturing, 1991, 4(1): 77-82.
2. Wein L M. Scheduling semiconductor wafer fabrication [J]. IEEE Transactions on Semiconductor Manufacturing, 1988, 1(3): 115-130.
3. Leachman R C, Kang J, Lin V. SLIM: Short cycle time and low inventory in manufacturing at Samsung electronics [J]. Interfaces, Informs, 2002, 32(1): 61-77.
4. LI Li, QIAO Fei, JIANG Hua, et al. Research on dynamic dispatching rule for semiconductor wafer fabrication [J]. Computer Integrated Manufacturing Systems, 2004, 10(8): 949-954.
5. Nakata T, Matsui K, Miyake Y, et al. Dynamic bottleneck control in wide variety production factory [J]. IEEE Transactions on Semiconductor Manufacturing, 1999, 12(3): 273-280.
6. John M. Organizational foundations of intelligent manufacturing systems-The holonic viewpoint [J]. Computer Integrated Manufacturing Systems, 1995, 8(4): 237-243.
7. Brussel H V, Wyns J, Valckernaers P, et al. Reference architecture for holonic manufacturing systems: PROSA [J]. Computer in Industry, 1998, 37(2): 255-274.