Dynamic bottleneck control in wide variety production factory

IEEE Transactions on Semiconductor Manufacturing

Volumn 12, Issue 3, 1999, Pages 273-280

  Nakata, Tomohito ^a   Matsui, Koichi ^a   Miyake, Yasuhisa ^a   Nishioka, Kyusaku ^a  

^a MITSUBISHI ELECTRIC CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER SIMULATION; COST EFFECTIVENESS; JOB ANALYSIS; JUST IN TIME PRODUCTION; MICROCOMPUTERS; RELIABILITY; SCHEDULING; STRATEGIC PLANNING;

JOB RELEASE CONTROL; PRODUCTION LINE CONTROL; PRODUCTION PLANNING; WORKFLOW CONTROL SYSTEM;

SEMICONDUCTOR DEVICE MANUFACTURE;

EID: 0033308648     PISSN: 08946507     EISSN: None     Source Type: Journal    
DOI: 10.1109/66.778190     Document Type: Article

References (14)

1. C. R. Glassey and G. C. M. Resende, "Closed-loop job release control for VLSI circuit manufacturing," IEEE Trans. Semiconduct. Manufact., vol. 1, pp. 36-46, Feb. 1988.
2. S. C. H. Lu, D. Ramaswamy, and P. R. Kumar, "Efficient scheduling policies to reduce mean and variance of cyde-time in semiconductor manufacturing plants," IEEE Trans. Semiconduct. Manufact., vol. 7, pp. 374-388, Feb. 1994.
3. D. Y. Liao, S. C. Chang, K. W. Pei, and C. M. Chang, "Daily scheduling for R&D semiconductor fabrication," IEEE Trans. Semiconduct. Manufact., vol. 9, pp. 550-561, Feb. 1996.
4. J. E. Dayhoff and R. W. Atherton, "Signature analysis of dispatch schemes in wafer fabrication," IEEE Trans. Comp., Hybrids, Manufact. Technol., vol. CHMT-9, pp. 518-525, Dec. 1986.
5. L. M. Wein, "Scheduling semiconductor wafer fabrication," IEEE Trans. Semiconduct. Manufact., vol. 1, pp. 115-130, Aug. 1988.
6. S. H. Lu and P. R. Kumar, "Distributed scheduling based on due dates and buffer priorities," IEEE Trans. Automat. Contr., vol. 36, pp. 1406-1416, Dec. 1991.
7. C. R. Glassey, J. G. Shanthikumar, and S. Seshadri, "Linear control rules for production control of semiconductor fabs," IEEE Trans. Semiconduct. Manufact., vol. 9, pp. 536-549, Feb. 1996.
8. D. Connors, G. Feigin, and D. Yao, "Scheduling semiconductor lines using a fluid network model," IEEE Trans. Robot. Automat., vol. 10, pp. 88, Apr. 1994.
9. L. M. Wein, "On the relationship between yield and cycle time in semiconductor wafer fabrication," IEEE Trans. Semiconduct. Manufact., vol. 5, pp. 156-158, May 1992.
10. W. Bechte, "Theory and practice of load-oriented manufacturing control," Int. J. Prod. Res., vol. 26, no. 3, pp. 375-395, 1988.
11. H. E. Fargher, M. A. Kilgore, P. J. Kline, and R. A. Smith, "A planner and scheduler for semiconductor manufacturing," IEEE Trans. Semiconduct. Manufact., vol. 7, pp. 117-126, May 1994.
12. R. Akella, Y. Choong, and S. B. Gershwin, "Performanceof hierarchical production scheduling policy," IEEE Trans. Comp., Hybrida, Manufact. Technol., vol. CHMT-7, pp. 225-240, Sept. 1984.
13. B. Ehteshami, R. G. Petrakian, and P. M. Shabe, "Trade-off's in cycle time management: Hot lots," IEEE Trans. Semiconduct. Manufact., vol. 5, pp. 101-106, May 1992.
14. M. Nishimura, "Strategic inventory control for stable production," in Proc. ISSM'97, pp. A-1-A-4.