Radio frequency digital-to-analog converter

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 9, 2004, Pages 1462-1467

  Luschas, Susan ^a   Schreier, Richard ^b   Lee, Hae Seung ^c  

^a Atheros Communications   (United States)

^b ANALOG DEVICES INC   (United States)

^c MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Digital analog conversion; Mixing DAC; Sigma delta modulation

Indexed keywords

MIXING DAC; RADIO FREQUENCY DIGITAL TO ANALOG CONVERTERS (RF DAC); TIMING SYNCHRONIZATION;

DATA TRANSFER; DELTA SIGMA MODULATION; INTERSYMBOL INTERFERENCE; RADIO EQUIPMENT; SIGNAL DISTORTION; SIGNAL TO NOISE RATIO; SYNCHRONIZATION; TIMING JITTER; WAVEFORM ANALYSIS;

DIGITAL TO ANALOG CONVERSION;

EID: 4444285281     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.829377     Document Type: Conference Paper

References (15)

1. W. Schofield, D. Mercer, and L. St. Onge. "A 16 b 400 MS/s DAC with ≤80 dBc IMD to 300 MHz and ≤-160 dBm/Hz noise power spectral density." in IEEE ISSCC Dig. Tech. Papers. Feb. 2003. pp. 1-10.
2. B. Schafferer and R. Adams. "A 3 V CMOS 400 mW 14b 1.4 GS/s DAC for multi-carrier applications," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004. pp. 360-361.
3. A. Van den Bosch et al., "A 10-bit 1-G samp.e/s nyquist current-steering CMOS D/A converter." IEEE J. Solid-State Circuits, vol. 36. no. 3. pp. 315-324. Mar, 2001.
4. S. Wikner and N. Tan. "Modeling of CMOS digitai-to-analog converters for telecommunication," IEEE Transactions on Circuits and Systems. vol. 46, no. 5. May 1999.
5. D. Mercer. "A 16-bD/A convener with increased spurious free dynamic range,'' IEEE J. Solid State Circuits, vol. 29, pp. 1180-1185, Oct. 1994.
6. H. Tao, L. Toth. and J. Khoury. "Analysis of timing jitter in bandpass sigma-delta modulators," IEEE Trans. Circuita Syst II, vol. 46, pp. 991-1001. Aug. 1999.
7. R. Adams et al., "A 113 dB SNR oversampling DAC with segmented noise-shaped scrambling." in IEEE ISSCC Dig. Tech. Papers. Feb. 1998, pp. 62-63.
8. ADC and OEIC Survey. R. Walden. (1999, July). [Online]. Available: http://www.hrl.com/TECHLABS/micro/ADC/adc.html
9. B.Zhang. "Delta-sigma modulators employing continuous-time circuits and mismatch-shaped DACs," Ph.D. thesis, Oregon State Univ., Corvallis, OR. 1996.
10. S. Luschas and H. S. Lee. "High speed sigma delta modulators with reduced timing jitter sensitivity," IEEE Trans. Circuits Syst. II. vol. 49, pp. 712-720, Nov. 2002.
11. T. Shui, R. Schreier, and F. Hudson, "Mismatch-shaping for a current-mode multi-bit delta-sigma DAC," IEEE J. Solid-State Circuits, vol. .34, pp. 331-338, Mar. 1999.
12. A. Van den Bosch, M. Steyaert, and W. Sansen. "SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters," in Proc. IEEE Int. Conf. Electronics, Circuits, and Systems (ICECS), Sept. 1999. pp. 1193-1196.
13. S. Luschas and H.-S. Lee, ''Output impedance requirements for DAC's," in Proc. Int. Symp. Circuits and Systems, vol. 1, May 2003. pp. 25-28.
14. E. Klumperink et al., "Reducing MOSFET 1/f noise ana power consumption by switched biasing,'' IEEE J. Solid-State Circuits, vol. 35, pp. 994-1001, July 2000.
15. I. Bloom and Y. Nemirovsky, " 1/f noise reduction of metal-oxide-semi-conductor transistors by cycling from inversion to accumulation," Appl. Phys. Lett. vol. 58. no. 15. pp. 1664-1666. Apr. 15, 1991.