High-speed ΣΔ modulators with reduced timing jitter sensitivity

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 49, Issue 11, 2002, Pages 712-720

  Luschas, Susan ^a   Lee, Hae Seung ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Amplitude noise; Analog to digital converters (ADCs); Dock jitter; Phase noise; Pulse shaping; Sigma delta modulators ( Ms); Timing jitter

Indexed keywords

DIGITAL TO ANALOG CONVERSION; PULSE SHAPING CIRCUITS; SIGNAL TO NOISE RATIO; TIMING JITTER;

AMPLITUDE NOISE;

MODULATORS;

EID: 0036881876     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSII.2002.807575     Document Type: Article

References (8)

1. J. A. Cherry and W. M. Snelgrove, Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion: Theory, Practice, and Fundamental Performance Limits. Norwell, MA: Kluwer, 1999.
2. R. Walden, "Analog-to-digital converter survey and analysis," IEEE J. Select. Areas Commun., vol. 17, pp. 539-550, Apr. 1999.
3. K. Poulton, R. Neff, A. Muto, W. Liu, A. Burstein, and M. Heshami, "A 4 GSample/s 8 b ADC in 0.35 μm CMOS," in Proc. IEEE Solid-State Circuits Conf., Feb. 2002, pp. 166-457.
4. H. Tao, L. Toth, and J. Khoury, "Analysis of timing jitter in bandpass sigma-delta modulators," IEEE Trans. Circuits Syst. II, vol. 46, pp. 991-1001, Aug. 1999.
5. R. Adams, K. Nguyen, and K. Sweetland, "A 113-dB SNR oversampled DAC with segmented noise-shaped scrambling," IEEE J. Solid-State Circuits, vol. 12, pp. 1871-1878, Dec. 1998.
6. B. Zhang, "Delta-sigma modulators employing continuous-time circuits and mismatch-shaped DACs," Ph.D. dissertation, Oregon State Univ., Corvallis, 1996.
7. A. Hajimiri and T. Lee, The Design of Low Noise Oscillators. Norwell, MA: Kluwer, 1999.
8. Y. Park, S. Karthikeyan, F. Tsay, and E. Bartolome, "A 10 b 100 MS/s CMOS pipelined ADC with 1.8 V power supply," in Proc. IEEE Solid State Circuits Conf., Feb. 2002, pp. 130-131.