A linear Σ-Δ Digital if to RF DAC transmitter with embedded mixer

IEEE Transactions on Microwave Theory and Techniques

Volumn 56, Issue 5, 2008, Pages 1059-1068

  Taleie, Shahin Mehdizad ^a,b   Copani, Tino ^a,c   Bakkaloglu, Bertan ^a,b   Kiaei, Sayfe ^a,b  

^a IEEE

^b Arizona State University   (United States)

^c ARIZONA STATE UNIVERSITY   (United States)

Author keywords

Clock jitter; CMOS integrated circuits (ICs); Digital to analog conversion; Mixers; Semidigital filtering; Sigma delta modulation; Transmitters

Indexed keywords

CMOS INTEGRATED CIRCUITS; DELTA SIGMA MODULATION; JITTER; MIXER CIRCUITS; TRANSMITTERS;

CLOCK JITTER; EMBEDDED MIXERS; SEMIDIGITAL FILTERING;

DIGITAL TO ANALOG CONVERSION;

EID: 44049101650     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2008.920156     Document Type: Article

References (27)

1. D. Malhi, H. Joba, C. Demirdag, Y. Takahashi, D. Wang, Y. Mat-sunmai, L. Larson, S. Shinjo, W. Gao, N. Suematsu, J. Glasser, P. Chominski. V, Pereira. L. Prestia, K. Schelkle, P. Bacon, K. Itoh, and J. Comfort, "SiGe W-CDMA transmitter for mobile terminal application," in Proc. Bipolar/BiCMOS Circuits Technol. Meeting, Sep. 2002, pp. 177-180.
2. H. Joba, Y. Takahashi, Y. Matsunami, K. Itoh, S. Shinjo, N. Suematsu, D. Malhi, D. Wang, K. Shelkle, and P. Bacon, "W-CDMA SiGe TX-IC with high dynamic range and high power control accuracy," in Radio Freq. Integrated Circuits Symp. Dig., Jun. 2002, pp. 27-30.
3. A. Bellaouar, M. Frechette, A. Fridi, and S. Emabi, "A highly-integrated SiGe BiCMOS WCDMA transmitter IC," in Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2002, pp. 238-239.
4. H. Nakamizo, T. Ueda, K. Ninomiya, Y. Takahashi, Y. Matsunami, H. Joba, K. Itoh, D. Malhi, and D. Wang, "W-CDMA lchip SiGe TX-IC with high dynamic range and accurate temperature compensation VGA," in Radio Freq. Integrated Circuits Symp. Dig., Jun. 2003, pp. 399-402.
5. D. Brunei, C. Caron, C. Cordier, and E. Soudee, "A highly-integrated 0.25 μm BiCMOS chipset for 3G UMTS/WCDMA handset RF subsystem," in Radio Freq. Integrated Circuits Symp. Dig., Jun. 2002, pp. 191-194.
6. G. Brenna, D. Tschopp, D. Pfaff, and Q. Huang, "A 2 GHz direct conversion WCDMA modulator in 0.25_m CMOS," in Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2002, pp. 244-245.
7. K. Lee, S. Lee, Y. Koo, H. Huh, H. Nam, J. Lee, J. Park, K. Lee, D. Jeong, and W. Kim, "Full-CMOS 2-GHz WCDMA direct conversion transmitter and receiver," IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 43-53, Jan. 2003.
8. V. W. Leung, L. E. Larson, and P. S. Gudem, "Digital-IP WCDMA handset transmitter IC in 0.25-μ m SiGe BiCMOS," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2215-2225, Dec. 2004.
9. W. Schofield et at., "A 16b 400MS/s DAC with < -80 dBc IMD to 300 MHz and < - 160 dBm/Hz noise power spectral density," in Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2003, pp. 126-127.
10. B. Schafferer and R. Adams, "A 3 V CMOS 400 mWl4 b 1.4 GS/s DAC for multi-carrier applications," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2004, pp. 360-361.
11. A. Van den Bosch et al., "A 10-bit 1-G sample/s Nyquist current-steering CMOS D/A converter," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 315-324, Mar. 2001.
12. J. Wikner and N. Tan, "Modeling of CMOS digital-to-analog converters for telecommunication," IEEE Trans. Circuits Syst., vol. 46, no. 5, pp. 489-499, May 1999.
13. D. Mercer, "A 16-b D/A converter with increased spurious free dynamic range," IEEE J. Solid State Circuits, vol. 29, no. 10, pp. 1180-1185, Oct. 1994.
14. S. Luschas, R. Schreier, and H.-S. Lee, "Radio frequency D/A converter," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1462-1467, Sep. 2004.
15. T. Shui, R. Schreier, and F. Hudson, "Mismatch-shaping for a current mode multi-bit delta-sigma DAC," IEEE J. Solid-State Circuits, vol. 34, no. 3, pp. 331-338, Mar. 1999.
16. P. Eloranta and P. Seppinen, "Direct-digital RF modulator IC in 0.13 μm CMOS for wideband multi-radio applications," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2005, vol. 1, pp. 532-615.
17. S. Mehdizad Taleie, T. Copani, B. Bakkaloglu, and S. Kiaei, "A bandpass δσ RF-DAC with embedded FIR reconstruction filter," in Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2006, pp. 2370-2379.
18. S.R. Norsworthy. R. Schrier, and G. C. Temes, Delta Sigma Data Converters, Theory Design and Simulation. Piscataway, NJ: IEEE Press, 1997, pp. 244-246.
19. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, no. 10, pp. 1433-1439, Oct. 1989.
20. I. Galton, "Delta-sigma data conversion in wireless transceivers," IEEE Trans. Microw. Theory Tech., vol. 50, no. 1, pp. 302-316, Jan. 2002.
21. A. C. Y. Lin, D. K. Su, R. K. Hester, and B. A. Wooley, "A CMOS over-sampled DAC with multi-bit semi-digital filtering and boosted subcarrier SNR for ADSL central office modems," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 868-875, Apr. 2006.
22. S. Luschas and H.-S. Lee, "Output impedance requirements for DACs," in Proc. IEEE Int. Circuits Syst. Symp., May 2003, no. 1, pp. I-861-I-864.
23. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001, pp. 83-92.
24. M. Gustavsson, J. Jacob Wikner, and N. Nick Tan, CMOS Data Converters for Communications. Norwell, MA: Kluwer, 2000, pp. 322-335.
25. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001. pp. 224-234.
26. H. Tao et al., "Analysis of timing jitter in bandpass sigma-delta modulators," IEEE Trans. Circuits Syst., Analog Digit. Signal Process., vol. 46, no. 8, pp. 991-1001, Aug. 1999.
27. A. P. van der Wel, E. A. M. Klumperink, and B. Nauta, "Effect of switched biasing on 1 /F noise and random telegraph signals in deep-submicron MOSFETs," Electron. Lett., vol. 37, no. 1, pp. 55-56, Jan. 2001.