A digital calibration for A 16-bit, 400-MHZ current-steering DAC

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 1, Issue , 2004, Pages

  Pirkkalaniemi, Jussi ^a   Kosunen, Marko ^a   Waltari, Mikko ^a,b   Halonen, Kari ^a  

^a AALTO UNIVERSITY   (Finland)

^b Conexant Systems Inc ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIAS CURRENTS; CONTROL WAVEFORMS; CURRENT STEERING; THERMOMECHAMICAL STRESS;

CALIBRATION; ELECTRIC POTENTIAL; ERROR ANALYSIS; SPURIOUS SIGNAL NOISE; TRANSFER FUNCTIONS; TRANSMITTERS; WIRELESS TELECOMMUNICATION SYSTEMS;

DIGITAL TO ANALOG CONVERSION;

EID: 4344704103     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (6)

1. 2 Random Walk CMOS DAC", IEEE Journal of Solid-State Circuits, pp. 1708-1718, Dec. 1999.
2. D. Mercer, "A 16-b D/A Converter with Increased Spurious Free Dynamic Range", IEEE Journal of Solid-State Circuits, pp. 1180-1185, Oct. 1994.
3. D. W. Groeneveld, H. J. Schouwenaars, H. A. H. Termeer, and C. A. A. Bastiaansen, "A Self-Calibration Technique for Monolithic High-Resolution D/A Converters", IEEE Journal of Solid-State Circuits, pp. 1517-1522, Dec. 1989.
4. Y. Manoli, "A Self-Calibration Method for Fast High-Resolution A/D and D/A Converters", IEEE Journal of Solid-State Circuits, pp. 603-608, Jun. 1989.
5. Y. Cong, R. L. Geiger, "A 1.5V 14b 100MS/s Self-Calibrated DAC", Solid-State Circuits Conference, Digest of Technical Papers, pp. 128-129, Feb. 2003.
6. E. A. Vittoz, "The Design of High-Performance Analog Circuits on Digital CMOS Chips", IEEE Journal of Solid-State Circuits, pp. 657-665, Jun. 1985.