메뉴 건너뛰기




Volumn 102, Issue 1, 2004, Pages 51-58

A neural probe process enabling variable electrode configurations

Author keywords

Direct write lithography; Impedance characterisation; Microelectrode; Neural probe

Indexed keywords

ELECTRIC IMPEDANCE; ELECTRODES; ETCHING; LITHOGRAPHY; MASKS; PROBES; PRODUCT DESIGN;

EID: 4344648964     PISSN: 09254005     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.snb.2003.10.009     Document Type: Article
Times cited : (42)

References (13)
  • 1
    • 0014816457 scopus 로고
    • An integrated-circuit approach to extracellular microelectrodes
    • Wise K.D., Angell J.B., Starr A. An integrated-circuit approach to extracellular microelectrodes. IEEE Trans. Biomed. Eng. 17:1970;238-247.
    • (1970) IEEE Trans. Biomed. Eng. , vol.17 , pp. 238-247
    • Wise, K.D.1    Angell, J.B.2    Starr, A.3
  • 3
    • 0021230837 scopus 로고
    • Integration of multi-microelectrode and interface circuits by silicon planar and three-dimensional fabrication technology
    • Takahashi K., Matsuo T. Integration of multi-microelectrode and interface circuits by silicon planar and three-dimensional fabrication technology. Sens. Actuators. 5:1984;89-99.
    • (1984) Sens. Actuators , vol.5 , pp. 89-99
    • Takahashi, K.1    Matsuo, T.2
  • 4
    • 0022863439 scopus 로고
    • An implantable multielectrode array with on-chip signal processing
    • Najafi K., Wise K.D. An implantable multielectrode array with on-chip signal processing. IEEE J. Solid-State Circuits. 21:1986;1035-1044.
    • (1986) IEEE J. Solid-state Circuits , vol.21 , pp. 1035-1044
    • Najafi, K.1    Wise, K.D.2
  • 7
    • 0026205082 scopus 로고
    • A silicon-based, three-dimensional neural interface: Manufacturing processes for an intracortical electrode array
    • Campbell P.K., Jones K.E., Huber R.J., Horch K.W., Normann R.A. A silicon-based, three-dimensional neural interface: manufacturing processes for an intracortical electrode array. IEEE Trans. Biomed. Eng. 38:1991;758-768.
    • (1991) IEEE Trans. Biomed. Eng. , vol.38 , pp. 758-768
    • Campbell, P.K.1    Jones, K.E.2    Huber, R.J.3    Horch, K.W.4    Normann, R.A.5
  • 10
    • 0026850540 scopus 로고
    • Wafer-scale integration using restructurable VLSI
    • Anderson A.H., Raffel J.I., Wyatt P.W. Wafer-scale integration using restructurable VLSI. Computer. 25(4):1992;41-47.
    • (1992) Computer , vol.25 , Issue.4 , pp. 41-47
    • Anderson, A.H.1    Raffel, J.I.2    Wyatt, P.W.3
  • 13
    • 0000253585 scopus 로고
    • Preparation of strongly adherent platinum black coatings
    • Marrese C.A. Preparation of strongly adherent platinum black coatings. Anal. Chem. 59:1987;217-218.
    • (1987) Anal. Chem. , vol.59 , pp. 217-218
    • Marrese, C.A.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.