|
Volumn 5, Issue , 2004, Pages
|
A compact optimization methodology for single-ended LNA
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CAPACITANCE;
CMOS INTEGRATED CIRCUITS;
COMPUTER SIMULATION;
ELECTRIC IMPEDANCE;
FUNCTIONS;
OPTIMIZATION;
CADENCE DESIGN;
DESIGN VARIABLES;
LOW NOISE AMPLIFIERS (LNA);
NOISE PERFORMANCE;
AMPLIFIERS (ELECTRONIC);
|
EID: 4344593891
PISSN: 02714310
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (16)
|
References (10)
|