Multi-core architectures and streaming applications

International Workshop on System Level Interconnect Prediction, SLIP

Volumn , Issue , 2008, Pages 35-42

  Smit, Gerard J M ^a   Kokkeler, André B J ^a   Wolkotte, Pascal T ^a   Van De Burgwal, Marcel D ^a  

^a UNIVERSITY OF TWENTE   (Netherlands)

Author keywords

Multi core SoC design; NoC design; Streaming applications; System design

Indexed keywords

DIGITAL SIGNAL PROCESSING; LOGIC DESIGN; NETWORK ARCHITECTURE; PROCESS CONTROL; TECHNOLOGY TRANSFER;

MULTI-CORE SOC DESIGN; NOC DESIGN; STREAMING APPLICATIONS;

ALGORITHMS;

EID: 43349090694     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1353610.1353618     Document Type: Conference Paper

References (15)

1. A. Abnous. Low-Power Domain-Specific Processors for Digital Signal Processing. PhD thesis, University of California Berkeley, Berkeley, CA, USA, 2001.
2. V. Baumgarte, G. Ehlers, F. May, A. Nückel, M. Vorbach, and M. Weinhardt. PACT XPP - A self-reconfigurable data processing architecture. The Journal of Supercomputing, 26(2):167-184, 2003.
3. W. J. Dally, U. J. Kapasi, B. Khailany, J. H. Ahn, and A. Das. Stream processors: Progammability and efficiency. Queue, 2(1):52-62, 2004.
4. European Telecommunication Standard Institute (ETSI). Broadband Radio Access Networks (BRAN); HIPERLAN Type 2; Physical (PHY) layer, ETSI TS 101 475 v1.2.2 edition, February 2001.
5. Y. Guo, G. J. M. Smit, and P. M. Heysters. Template generation and selection algorithms. In W. Badaway and Y. Ismail, editors, Proceedings of International Workshop on System-on-Chip for Real-Time Applications, pages 2-5, Los Alamitos, California, June 2003. IEEE Computer Society.
6. I. Held and B. Vandewiele. AVISPA-CH embedded communications signal processor for multistandard digital television, March 29-30 2006.
7. P. M. Heysters. Coarse-Grained Reconfigurable Processors - flexibility meets efficiency. PhD thesis, University of Twente, September 2004.
8. P. M. Heysters and G. J. M. Smit. Mapping of dsp algorithms on the montium architecture. In IPDPS '03: Proceedings of the 17th International Symposium on Parallel and Distributed Processing, page 180.2, Washington, DC, USA, 2003. IEEE Computer Society.
9. P. M. Heysters, L. T. Smit, G. J. M. Smit, and P. J. M. Havinga. Max-log-map mapping on an fpfa. In Proceedings of the 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA'02), pages 90-96, Las Vegas, NV, USA, June 2002. CSREA Press.
10. M. L. Pinedo. Planning and Scheduling in Manufacturing and Services. Springer Series in Operations Research and Financial Engineering. Springer, 2005.
11. G. K. Rauwerda, P. M. Heysters, and G. J. M. Smit. Towards software defined radios using coarse-grained reconfigurable hardware. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(1):3-13, January 2008.
12. E. Rijpkema, K. Goossens, A. Rǎdulescu, J. Dielissen, J. van Meerbergen, P. Wielaga, and E. Waterlander. Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip. IEE Proceedings: Computers and Digital Techniques, 150(5):294-302, sep 2003.
13. L. T. Smit. Energy-Efficient Wireless Communication. PhD thesis, University of Twente, Enschede, The Netherlands, December 2003.
14. M. D. van de Burgwal, G. J. M. Smit, G. K. Rauwerda, and P. M. Heysters. Hydra: an energy-efficient and reconfigurable network interface. In Proceedings of the 2006 International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA '06), pages 171-177, Las Vegas, NV, USA, June 2006. CSREA Press.
15. P. T. Wolkotte, G. J. M. Smit, G. K. Rauwerda, and L. T. Smit. An energy-efficient reconfigurable circuit-switched network-on-chip. In Proceedings of the 12th Reconfigurable Architecture Workshop (RAW 2005), page 155, Washington, DC, USA, April 2005. IEEE Computer Society.