A power stage optimization method for monolithic DC-DC converters

PESC Record - IEEE Annual Power Electronics Specialists Conference

Volumn , Issue , 2006, Pages

  Takayama, Toru ^a   Maksimović, Dragan ^a  

^a UCB 450   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; MOSFET DEVICES; OPTIMIZATION; PRODUCT DESIGN;

GATE-DRIVE VOLTAGE SWINGS; MONOLITHIC BUCK CONVERTERS;

DC-DC CONVERTERS;

EID: 42449134966     PISSN: 02759306     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PESC.2006.1711765     Document Type: Conference Paper

References (10)

1. Texas Instruments TPS62300 500mA, 3MHz Synchronous Step-Down Converter, http://www.ti.com/
2. National Semiconductor LM3671 2MHz, 600mA Step-Down DC-DC Converter, http://www.national.com/
3. B. S. Cherkauer, E. G. Friedman, "A Unified Design Methodology for CMOS Tapered Buffers," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Volume 3, Issue 1, March 1995, pp.99-111.
4. G. Villar, E. Alarcon, J. Madrenas, F. Guinjoan, A. Poveda, "Energy optimization of tapered buffers for CMOS on-chip switching power converters," IEEE International Symposium on Circuits and Systems, ISCAS 2005, 23-26 May 2005, Volume 4, pp. 4114-4117.
5. A. J. Stratakos, S. R. Sanders, R. W. Brodersen, "A low-voltage CMOS DC-DC converter for a portable battery-operated system, " IEEE Power Electronics Specialists Conference, PESC '94 Record, 20-25 June 1994, Volume 1, pp.619-626
6. V. Kursun, S. G. Narendra, V. K. De, E. G. Friedman, "Monolithic DC-DC converter analysis and MOSFET gate voltage optimization," Fourth International Symposium on Quality Electronic Design, 2003. Proceedings, 24-26 March 2003, pp.279-284
7. V. Kursun, S. G. Narendra, V. K. De, E. G. Friedman, "Low-Voltage- Swing Monolithic dc-dc Conversion," IEEE Transactions on Circuits and Systems II: Express Briefs, May 2004, Volume 51, Issue 5, pp.241-248
8. G. Schrom, P. Hazucha, J. Hahn, D. S. Gardner, B. A. Bloechel, G. Dermer, S. G. Narendra, T. Karnik, V. De, "A 480-MHz, multi-phase interleaved buck DC-DC converter with hysteretic control," IEEE 35th Annual Power Electronics Specialists Conference, PESC'04, 20-25 June 2004, Volume 6, pp.4702-4707
9. V. Yousefzadeh, D. Maksimović, "Sensorless Optimization of Dead Times in DC-DC Converters with Synchronous Rectifiers," IEEE Applied Power Electronics Conference and Exposition, APEC 2005, 6-10 March 2005, Volume 2, pp. 911-917
10. nd edition, Kluwer 2000.