Insights into gate-underlap design in FinFETs for ultra-low voltage analog performance

Proceedings - IEEE International SOI Conference

Volumn , Issue , 2007, Pages 33-34

  Kranti, Abhinav ^a   Alastair Armstrong, G ^a  

^a QUEEN'S UNIVERSITY BELFAST   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 42449086035     PISSN: 1078621X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SOI.2007.4357839     Document Type: Conference Paper

References (8)

1. ITRS roadman 2006 (www.itrs.net).
2. A. Kranti et al., Sem. Sci. and Tech., 21, pp. 409 421, 2006.
3. V. Trivedi et aí., IEEE TED 52, pp. 56 62, 2005.
4. A. Kranti et al., IEEE SOI Conf., pp. 141 142, 2006.
5. A. Kranti et al., IEEE EDL, 28. pp. 139 141, 2007.
6. [61. ATLAS Users Manual 2006, Silvaco.
7. [7], J.-P. Colinge et al., IEEE TED, S3, pp. 1131 1136, 2006.
8. A. Kranti et al., Sem. Sci. and Tech., 21, pp. 1563 1572, 2006,