Rotating register allocation for enhanced pipeline scheduling

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2007, Pages 60-69

  Kim, Suhyun ^a   Moon, Soo Mook ^b  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b Seoul National University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

CONCURRENCY CONTROL; INDUSTRIAL ECONOMICS; PARALLEL PROCESSING SYSTEMS; PIPELINES; SCHEDULING; TURBO CODES;

COMPILATION TECHNIQUES; CONTROL FLOWS; INTERNATIONAL CONFERENCES; LOOP UNROLLING; MODULO SCHEDULING; P RIOR WORK; PARALLEL ARCHITECTURES; REGISTER ALLOCATION; REGISTER FILES; RESOURCE PRESSURE; SOFTWARE PIPELINING;

ROTATION;

EID: 41949136182     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2007.38     Document Type: Conference Paper

References (14)

1. V. Allan, R. Jones, R. Lee, and S. Allan. Software Pipelining. ACM Compu. Surv., 27(3):367-432, 1995.
2. J. Allen, K. Kennedy, C. Porterfield, and J. Warren. Conversion of control dependence to data dependence. In Proceedings of the 10th POPL, pages 177-189, 1983.
3. J. Dehnert and R. Towle. Compiling for Cydra 5. Journal of Supercomputing: Special Issue on Instruction-Level Parallelism, 7(1/2):181-228, 1993.
4. K. Ebcioglu, R. Grove, K.-C. Kim, G. Silberman, and I. Ziv. VLIW Compilation Techniques in a Superscalar Environment. In Proceedings of the 1994 SIGPLAN conference on PLDI, pages 36-48, Jun 1994.
5. K. Ebcioǧlu and T. Nakatani. A new compilation technique for parallelizing loops with unpredictable branches on a VLIW architecture. In Languages and Compilers for Parallel Computing, pages 213-229. MIT Press, 1990.
6. C. Eisenbeis, S. Lelait, and B. Marmol. The meeting graph: A new model for loop cyclic register allocation. In Proceedings of PACT'95, pages 264-267, 1995.
7. http://www.spec.org/cpu2000/results. Sun microsystems peak option flags. -Qeps flags enable EPS, 2002-2005.
8. J. C. Huck, D. Morris, J. Ross, A. D. Knies, H. Mulder, and R. Zahir. Introducing the IA-64 architecture. IEEE Micro, 20(5):12-23, 2000.
9. S. Kim, S.-M. Moon, J. Park, and K. Ebcioǧlu. Unroll-based copy elimination for enhanced pipeline scheduling. IEEE Transactions on Computers, 51(9):977-995, 2002.
10. M. Lam. Software pipelining: An effective scheduling technique for VLIW machines. In Proceedings of the SIGPLAN 1988 Conference on PLDI, pages 318-328, 1988.
11. B. R. Rau. Data flow and dependence analysis for instruction level parallelism. In Languages and Compilers for Parallel Computing, pages 236-250. MIT Press, 1994.
12. B. R. Rau and C. Glaeser. Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing. In Proceedings of Micro-14, pages 183-198, 1981.
13. B. R. Rau, M. Lee, P. P. Tirumalai, and M. S. Schlansker. Register allocation for software pipelined loops. In Proceedings of SIGPLAN 1992 Conference on PLDI, pages 283-299, July 1992.
14. H. Rong, A. Douillet, and G. Gao. Register allocation for software pipelined multi-dimensional loops. In Proceedings of SIGPLAN 2005 Conference on PLDI, June 2005.