Unroll-based copy elimination for enhanced pipeline scheduling

IEEE Transactions on Computers

Volumn 51, Issue 9, 2002, Pages 977-994

  Kim, Suhyun ^b   Moon, Soo Mook ^a,b   Park, Jinpyo ^b   Ebcioglu, Kemal ^a,c  

^a IEEE

^b Seoul National University   (South Korea)

^c IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Coalescing; Enhanced pipeline scheduling; Iterated coalescing; Modulo scheduling; Modulo variable expansion; Register allocation; Renaming; Software pipelining; Unrolling

Indexed keywords

PIPELINE SCHEDULING;

CODES (SYMBOLS); COMPUTER SOFTWARE; ITERATIVE METHODS; SCHEDULING; VERY LONG INSTRUCTION WORD ARCHITECTURE;

PIPELINE PROCESSING SYSTEMS;

EID: 0036709593     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2002.1032620     Document Type: Article

References (20)

1. S.-M. Moon and K. Ebcioglu, "Performance Analysis of Tree VLIW Architecture for Exploiting Branch ILP in Non-Numerical Code," Proc. Int'l Conf. Supercomputing (ICS-14), pp. 301-308, July 1997.
2. S.-M. Moon and K. Ebcioglu, "Parallelizing Nonnumerical Code with Selective Scheduling and Software Pipelining," ACM Trans. Programming Languages and Systems, vol. 19, no. 6, pp. 853-898, Nov. 1997.
3. K. Ebcioglu and T. Nakatani, "A New Compilation Technique for Parallelizing Loops with Unpredictable Branches on a VLIW Architecture," Languages and Compilers for Parallel Computing, pp. 213-229, MIT Press, 1989.
4. V. Allan, R. Jones, R. Lee, and S. Allan, "Software Pipelining," ACM Computing Surveys, vol. 27, no. 3, pp. 367-432, 1995.
5. B. Rau and C. Glaeser, "Some Scheduling Techniques and an Easily Schedulable Horizontal Architecture for High Performance Scientific Computing," Proc. 14th Ann. Workshop Microprogramming (Micro-14), pp. 183-198, 1981.
6. N.J. Warter-Perez and N. Partamian, "Modulo Scheduling with Multiple Initiation Intervals," Proc. 28th Ann. Workshop Microprogramming (Micro-28), pp. 111-118, 1995.
7. M.G. Stoodley and C.G. Lee, "Software Pipelining Loops with Conditional Branches," Proc. 29th Ann. Workshop Microprogramming (Micro-29), 1996.
8. D. Lavery and W.-M Hwu, "Modulo Scheduling of Loops in Control-Intensive Non-Numerical Programs," Proc. 29 Ann. Workshop Microprogramming (Micro-29), pp. 126-137, 1996.
9. A. Aiken, A. Nicolau, and S. Novack, "Resource-Constrained Software Pipelining," IEEE Trans. Parallel and Distributed Systems, vol. 6, no. 12, pp. 1248-1269, Dec. 1995.
10. J. Dehnert, P. Hsu, and J. Bratt, "Overlapped Loop Support in the Cydra 5," Proc. Third Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-3), pp. 26-38, 1989.
11. M. Lam, "Software Pipelining: An Effective Scheduling Technique for VLIW Machines," Proc. SIGPLAN 1988 Conf. PLDI, pp. 318-328, 1988.
12. S. Jain, "Circular Scheduling: A New Technique to Perform Software Pipelining," Proc. SIGPLAN 1991 Conf. PLDL pp. 219-228, 1991.
13. S.M. Shim and S.-M. Moon, "Split-Path Enhnaced Pipeline Scheduling for Loops with Control Flows," Proc. Micro-31, pp. 93-102, 1998.
14. B. Rau, "Data Flow and Dependence Analysis for Instruction Level Parallelism," Languages and Compilers for Parallel Computing, pp. 236-250, MIT Press, 1994.
15. L. George and A. Appel, "Iterated Register Coalescing," ACM Trans. Programming Languages and Systems, vol. 18, no. 3, pp. 300-324, May 1996.
16. P. Briggs, K. Cooper, and L. Torczon, "Improvements to Graph Coloring Register Allocation," ACM Trans. Programming Languages and Systems, vol. 16, no. 3, pp. 428-455, May 1994.
17. S. Park, S. Shim, and S.-M. Moon, "Evaluation of Scheduling Techniques on a SPARC-Based VLIW Testbed," Proc. 30th Ann. Int'l Symp. Microarchitecture, Dec. 1997.
18. J. Park and S.-M. Moon, "Optimistic Register Coalescing," Proc. 1998 Int'l Conf. Parallel Architecture and Compilation Techniques, pp. 196-204, 1998.
19. B. Steffen, "Property-Oriented Expansion," Proc. Int'l Static Analysis Symp. (SAS '96), pp. 22-41, 1996.
20. S. Kim et al., "Unroll-Based Copy Coalescing," technical report, Seoul National Univ., 1997.