Register allocation for software pipelined multi-dimensional loops

Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)

Volumn , Issue , 2005, Pages 154-167

  Rong, Hongbo ^a   Douillet, Alban ^a   Gao, Guang R ^a  

^a UNIVERSITY OF DELAWARE   (United States)

Author keywords

Register allocation; Software pipelining

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; ITERATIVE METHODS; PROGRAM COMPILERS; VECTORS;

REGISTER ALLOCATION; SOFTWARE PIPELINING;

COMPUTER SOFTWARE;

EID: 31844451973     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1065010.1065030     Document Type: Conference Paper

References (14)

1. V. H. Allan, R. B. Jones, R. M. Lee, and S. J. Allan. Software pipelining. ACM Computing Surveys, 27(3):367-432, 1995.
2. D. Callahan and B. Koblenz. Register allocation via hierarchical graph coloring. In Proc. of PLDIÕ91, pages 192-203, 1991.
3. S. Carr, C. Ding, and P. Sweany. Improving software pipelining with unroll-and-jam. In Proc. of HICSSÕ96, pages 183-192, 1996.
4. G. J. Chaitin. Register allocation & spilling via graph coloring. In Proc. of CCÕ82, pages 98-101. ACM Press, 1982.
5. J. C. Dehnert and R. A. Towle. Compiling for the Cydra 5. J. Supercomput., 7(1-2):181-227, 1993.
6. L. J. Hendren, G. R. Gao, E. R. Altman, and C. Mukerji. A register allocation framework based on hierarchical cyclic interval graphs. In Computational Complexity, pages 176-191, 1992.
7. R. A. Huff. Lifetime-sensitive modulo scheduling. In PLDIÕ93, pages 258-267, 1993.
8. Intel. Intel IA-64 Architecture Software DeveloperÕs Manual, Vol. 1 Intel, 2001.
9. M. Lam. Software pipelining: An effective scheduling technique for VLIW machines. In Proc. of PLDIÕ88, pages 318-328, 1988.
10. J. Llosa, M. Valero, and E. Ayguad. Heuristics for Register-Constrained Software Pipelining. In Proc. of MICROÕ96, pages 250-261, 1996.
11. K. Muthukumar and G. Doshi. Software pipelining of nested loops. LNCS, 2027:165-181, 2001.
12. B. R. Rau, M. Lee, P. P. Tirumalai, and M. S. Schlansker. Register allocation for software pipelined loops. In PLDIÕ92, pages 283-299, 1992.
13. H. Rong, A. Douillet, R. Govindarajan, and G. R. Gao. Code generation for single-dimension software pipelining of multi-dimensional loops. In Proc. of CGOÕ04 pages 175-186, 2004.
14. H. Rong, Z. Tang, R. Govindarajan, A. Douillet, and G. R. Gao. Single-dimension software pipelining for multi-dimensional loops. In Proc. of CGOÕ04 pages 163-174, 2004.