Design techniques for reducing the impact of component variations on narrow-band low noise amplifiers

Analog Integrated Circuits and Signal Processing

Volumn 55, Issue 2, 2008, Pages 189-193

  Nieuwoudt, Arthur ^a   Ragheb, Tamer ^a   Massoud, Yehia ^a  

^a Rice University   (United States)

Author keywords

Low noise amplifiers; Process variations

Indexed keywords

ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; IMPEDANCE MATCHING (ELECTRIC); INTEGRATED CIRCUIT LAYOUT; WIRELESS NETWORKS;

PASSIVE COMPONENT; PROCESS VARIATIONS; SYSTEM-ON-CHIP TECHNOLOGY;

LOW NOISE AMPLIFIERS;

EID: 41549161034     PISSN: 09251030     EISSN: 15731979     Source Type: Journal    
DOI: 10.1007/s10470-008-9157-x     Document Type: Article

References (8)

1. Leenaerts, D., Gielen, G., & Rutenbar, R. (2001). CAD solutions and outstanding challenges for mixed-signal and RF IC design. In Proceedings of the IEEE/ACM International Conference on Computer Aided Design (pp. 270 - 277).
2. Ragheb, T., Nieuwoudt, A., & Massoud, Y. (2006). Efficient modeling of integrated narrow-band low noise amplifiers for design space exploration. In Proceedings of the ACM Great Lakes Symposium on VLSI (pp. 187 - 191).
3. Nieuwoudt, A., Ragheb, T., & Massoud, Y. (2006). SOC-NLNA: Synthesis and optimization for fully integrated narrow-band cmos low noise amplifiers. In Proceedings of the IEEE/ACM Design Automation Conference (pp. 879-884).
4. Nguyen, T.-K., Kim, C.-H., Ihm, G.-J., Yang, M.-S., & Lee, S.-G. (2004). CMOS low-noise amplifier design optimization techniques. IEEE Transactions on Microwave Theory and Techniques, 52(5), 1433-1442.
5. Goo, J.-S., Ahn, H.-T., Ladwig, D., Yu, Z., Lee, T., & Dutton, R. (2002). A noise optimization technique of integrated low-noise amplifiers. IEEE Journal of Solid-State Circuits, 37(8), 994-1002.
6. Agarwal, K., Sylvester, D., Blaauw, D., Liu, F., Nassif, S., & Vrudhula, S. (2004). Variational delay metrics for interconnect timing analysis. In Proceedings of the IEEE/ACM Design Automation Conference (pp. 381-384).
7. Nassif, S. (2001). Modeling and analysis of manufacturing variations. In Proceedings of the IEEE Custom Integrated Circuits Conference (pp. 223 - 228).
8. Nieuwoudt, A., & Massoud, Y. (2006). Variability-aware multi-level integrated spiral inductor synthesis. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 25(12), 2613-2625.