-
1
-
-
84948777253
-
Interactive ray tracing using a SIMD reconfigurable architecture
-
Vitoria/ES - Brazil, October 28-30
-
Anido M. L., Tabrizi N., Du H., Sanchez-Elez M., and Bagherzadeh N., "Interactive Ray Tracing Using a SIMD Reconfigurable Architecture," in Proceedings of the 14th Symposium on Computer Architecture and High Performance Computing, SBAC-PAD, Vitoria/ES - Brazil, October 28-30, 2002.
-
(2002)
Proceedings of the 14th Symposium on Computer Architecture and High Performance Computing, SBAC-PAD
-
-
Anido, M.L.1
Tabrizi, N.2
Du, H.3
Sanchez-Elez, M.4
Bagherzadeh, N.5
-
2
-
-
4143073822
-
A dynamically reconfigurable architecture dealing with future mobile telecommunications constraints
-
15-19 April
-
David R., et al, "A Dynamically Reconfigurable Architecture Dealing with Future Mobile Telecommunications Constraints," in proceedings of Parallel and Distributed Processing Symposium, IPDPS, pp. 156-163, 15-19 April 2002.
-
(2002)
Proceedings of Parallel and Distributed Processing Symposium, IPDPS
, pp. 156-163
-
-
David, R.1
-
3
-
-
0142044014
-
Interactive ray tracing on reconfigurable SIMD MorphoSys
-
Munich, Germany, March 3-7
-
Du H., Sanchez-Elez M., Tabrizi N., Bagherzadeh N., Anido M. L., and Fernandez M., "Interactive Ray Tracing on Reconfigurable SIMD MorphoSys," in Proceedings of Design, Automation and Test in Europe (DATE03), pp. 144-149, Munich, Germany, March 3-7, 2003.
-
(2003)
Proceedings of Design, Automation and Test in Europe (DATE03)
, pp. 144-149
-
-
Du, H.1
Sanchez-Elez, M.2
Tabrizi, N.3
Bagherzadeh, N.4
Anido, M.L.5
Fernandez, M.6
-
4
-
-
4143134455
-
-
http://www.motorola.eom/SPS/PowerPC/AtiVec/facts/.html
-
-
-
-
5
-
-
4143102692
-
-
http://www.analog.com/processors/processors/tigerSHARC/ whitePapers/newArch.html
-
-
-
-
6
-
-
84944454389
-
A very fast 8192-point complex FFT implementation using MorphoSys reconfigurable DSP
-
Sao Paulo, SP - Brazil, November 10-12
-
Kamalizad A. H., Pan C., and Bagherzadeh N., "A Very Fast 8192-Point Complex FFT Implementation Using MorphoSys Reconfigurable DSP," in Proceedings of 15th Symposium on Computer Architecture and High Performance Computing, SBAC-PAD 2003, pp. 254-258, Sao Paulo, SP - Brazil, November 10-12, 2003.
-
(2003)
Proceedings of 15th Symposium on Computer Architecture and High Performance Computing, SBAC-PAD 2003
, pp. 254-258
-
-
Kamalizad, A.H.1
Pan, C.2
Bagherzadeh, N.3
-
7
-
-
1142263481
-
A fast parallel reed-solomon decoder on a reconfigurable architecture
-
Newport Beach, California, October 1-3
-
Koohi A., Bagherzadeh N., and Pan C., "A Fast Parallel Reed-Solomon Decoder on a Reconfigurable Architecture," CODES+ISSS, pp. 59-64, Newport Beach, California, October 1-3, 2003.
-
(2003)
CODES+ISSS
, pp. 59-64
-
-
Koohi, A.1
Bagherzadeh, N.2
Pan, C.3
-
8
-
-
0002449750
-
Subword parallelism with MAX-2
-
Aug.
-
Lee R. B., "Subword parallelism with MAX-2," IEEE Micro, vol. 16, pp. 51-59, Aug. 1996.
-
(1996)
IEEE Micro
, vol.16
, pp. 51-59
-
-
Lee, R.B.1
-
9
-
-
84943681390
-
A survey of wormhole routing techniques in direct networks
-
Ni L., and McKinley P., "A Survey of Wormhole Routing Techniques in Direct Networks," COMPUTER, vol. 26, pp. 62-76, 1993.
-
(1993)
Computer
, vol.26
, pp. 62-76
-
-
Ni, L.1
McKinley, P.2
-
10
-
-
4143128997
-
Design and analysis of a programmable single-chip architecture for DVB-T base-band receiver
-
Munich, Germany, March 3-7
-
Pan C., Bagherzadeh N., Kamalizad A. H., and Koohi A., "Design and analysis of a programmable single-chip architecture for DVB-T base-band receiver," in Proceedings of Design, Automation and Test in Europe (DATE03), pp. 468-473, Munich, Germany, March 3-7, 2003.
-
(2003)
Proceedings of Design, Automation and Test in Europe (DATE03)
, pp. 468-473
-
-
Pan, C.1
Bagherzadeh, N.2
Kamalizad, A.H.3
Koohi, A.4
-
11
-
-
0034224812
-
Implementing streaming SIMD extensions on the Pentium III processor
-
July/Aug.
-
Raman S. K., Pentkovski V., and Keshava J., "Implementing streaming SIMD extensions on the Pentium III processor," IEEE Micro, vol. 20, pp. 47-57, July/Aug. 2000.
-
(2000)
IEEE Micro
, vol.20
, pp. 47-57
-
-
Raman, S.K.1
Pentkovski, V.2
Keshava, J.3
-
12
-
-
0142061569
-
Algorithm optimizations and mapping scheme for interactive ray tracing on a reconfigurable architecture
-
Sanchez-Eleza M., Du H., Tabrizi N., Long Y., Bagherzadeh N., and Fernandez M., "Algorithm optimizations and mapping scheme for interactive ray tracing on a reconfigurable architecture," Journal of Computers & Graphics, vol. 27, no. 5, 2003.
-
(2003)
Journal of Computers & Graphics
, vol.27
, Issue.5
-
-
Sanchez-Eleza, M.1
Du, H.2
Tabrizi, N.3
Long, Y.4
Bagherzadeh, N.5
Fernandez, M.6
-
13
-
-
0034187952
-
MorphoSys: An integrated reconfigurable system for data-parallel and computation -intensive applications
-
May
-
Singh H., Lee M., Lu G., Kurdahi F. J. Bagherzadeh N., and Filho E. M. C., "MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation -Intensive Applications," IEEE Trans. Computers, vol. 49, no. 5, pp. 465-481, May 2000.
-
(2000)
IEEE Trans. Computers
, vol.49
, Issue.5
, pp. 465-481
-
-
Singh, H.1
Lee, M.2
Lu, G.3
Kurdahi, F.J.4
Bagherzadeh, N.5
Filho, E.M.C.6
-
14
-
-
4143076006
-
MorphoSys: Case study of a reconfigurable system for multimedia applications
-
Los Angeles, June
-
Singh H., Lee M., Lu G., Kurdahi F. J., Bagherzadeh N., Filho E. M. C. and Maestre R., "MorphoSys: Case Study of A Reconfigurable System for Multimedia Applications," in Proceedings of Design Automation Conference (DAC 2000), Los Angeles, June 2000.
-
(2000)
Proceedings of Design Automation Conference (DAC 2000)
-
-
Singh, H.1
Lee, M.2
Lu, G.3
Kurdahi, F.J.4
Bagherzadeh, N.5
Filho, E.M.C.6
Maestre, R.7
-
15
-
-
4143056059
-
MorphoSys: A reconfigurable processor targeted for high-performance image applications
-
Puerto Rico, April
-
Singh H., Lee M. Lu G, Kurdahi F. J., Bagherzadeh N., and Filho E. M. C., "MorphoSys: A Reconfigurable Processor Targeted for High-Performance Image Applications," in Proceedings of the Reconfigurable Architectures Workshop, Puerto Rico, April 1999.
-
(1999)
Proceedings of the Reconfigurable Architectures Workshop
-
-
Singh, H.1
Lee, M.2
Lu, G.3
Kurdahi, F.J.4
Bagherzadeh, N.5
Filho, E.M.C.6
-
16
-
-
0003382414
-
Ray tracing with the BSP-tree
-
Academic Press
-
Sung K., and Shirley P., "Ray Tracing with the BSP-Tree," Graphics Gem III, 271-274, Academic Press 1992.
-
(1992)
Graphics Gem III
, pp. 271-274
-
-
Sung, K.1
Shirley, P.2
-
17
-
-
0036505033
-
The raw microprocessor: A computational fabric for software circuits and general-purpose programs
-
March-April
-
Taylor M. B., et al, "THE RAW MICROPROCESSOR: A COMPUTATIONAL FABRIC FOR SOFTWARE CIRCUITS AND GENERAL-PURPOSE PROGRAMS," IEEE Micro Volume: 22 issue: 2, pp. 25-35, March-April 2002.
-
(2002)
IEEE Micro
, vol.22
, Issue.2
, pp. 25-35
-
-
Taylor, M.B.1
-
18
-
-
0033353026
-
Internet streaming SIMD extensions
-
Dec.
-
Thakkur S., and Huff T., "Internet streaming SIMD extensions," Computer, vol. 32, no. 12, pp. 26-34, Dec. 1999.
-
(1999)
Computer
, vol.32
, Issue.12
, pp. 26-34
-
-
Thakkur, S.1
Huff, T.2
-
19
-
-
0030125973
-
UltraSparc I: A four-issue processor supporting multimedia
-
April
-
Tremblay M., and O'Connor J. M., "UltraSparc I: A four-issue processor supporting multimedia," IEEE Micro, vol. 16, pp. 42-50, April 1996.
-
(1996)
IEEE Micro
, vol.16
, pp. 42-50
-
-
Tremblay, M.1
O'Connor, J.M.2
|