A taxonomy of parallel prefix networks

Conference Record of the Asilomar Conference on Signals, Systems and Computers

Volumn 2, Issue , 2003, Pages 2213-2217

  Harris, David ^a  

^a SUN MICROSYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ENCODERS; LOGIC LEVELS; PREFIX CIRCUITS; PREFIX NETWORKS;

ADDERS; CAPACITANCE; COMPUTATIONAL METHODS; COMPUTER ARCHITECTURE; DATA REDUCTION; ESTIMATION; FORMAL LOGIC; MATHEMATICAL OPERATORS;

COMPUTER NETWORKS;

EID: 4143049372     PISSN: 10586393     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. th IEEE Symp. Comp. Arith., pp. 218-225, June 2001.
2. R. Brent and H. Kung, "A regular layout for parallel adders," IEEE Trans. Computers, vol. G31, no. 3, pp. 260-264, March 1982.
3. C. Huang, J. Wang, and Y. Huang, "Design of high-performance CMOS priority encoders and incrementer/decrementers using multilevel lookahead and multilevel folding techniques," IEEE J. Solid-State Circuits, vol. 37, no. 1, pp. 63-76, Jan. 2002.
4. th Asilomar Conf. Signals, Systems, and Computers, vol. 2, pp. 1713-1717, 2000.
5. th Symp. Comp. Arith., pp. 49-56, Sept. 1987.
6. th Asilomar Conf. Signals, Systems, and Computers, 2003.
7. th IEEE Symp. Comp. Arith, pp. 277-281, June 2001.
8. P. Kogge and H. Stone, "A parallel algorithm for the efficient solution of a general class of recurrence relations," IEEE Trans. Computers, vol. C- 22, no. 8, pp. 786-793, Aug. 1973.
9. J. Kowalczuk, S. Tudor, and D. Mlynek, "A new architecture for an automatic generation of fast pipeline adders," Proc. European Solid-State Circuits Conf., pp. 101-104, 1991.
10. R. Ladner and M. Fischer, "Parallel prefix computation," J. ACM, vol. 27, no. 4, pp. 831-838, Oct. 1980.
11. J. Sklansky, "Conditional-sum addition logic," IRE Trans. Electronic Computers, vol. EC-9, pp. 226-231, June 1960.
12. I. Sutherland, R. Sproull, and D. Harris, Logical Effort, San Francisco: Morgan Kaufmann, 1999.
13. R. Zimmermann, Binary Adder Architectures for Cell-Based VLSI and their Synthesis, ETH Dissertation 12480, Swiss Federal Institute of Technology, 1997.