The SystemJ approach to system-level design

Proceedings - Fourth ACM and IEEE International Conference on Formal Methods and Models for Co-Design, MEMOCODE'06

Volumn , Issue , 2006, Pages 149-158

  Gruian, Flavius ^a   Roop, Partha ^b   Salcic, Zoran ^b   Radojevic, Ivan ^b  

^a LUND INSTITUTE OF TECHNOLOGY   (Sweden)

^b UNIVERSITY OF AUCKLAND   (New Zealand)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; EMBEDDED SYSTEMS; JAVA PROGRAMMING LANGUAGE; OBJECT ORIENTED PROGRAMMING; SOFTWARE DESIGN;

PERFORMANCE IMPLEMENTATION; SYNCHRONOUS REACTIVE FEATURES; SYNCHRONOUS SYSTEMS;

COMPUTER PROGRAMMING LANGUAGES;

EID: 40949127291     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (34)

1. P. Andersson and K. Kuchcinski. Automatic local memory architecture generation for data reuse in custom data paths. In Int'l Conf. on Engineering of Reconfigurable Systems and Algorithms, June 21-24 2004.
2. P. Andersson and K. Kuchcinski. Java to hardware compilation for non data flow applications. In 8th Euromicro Conference on Digital System Design, 2005.
3. M. Antonotti, A. Ferrari, A. Flesca, and A. L. Sangiovanni-Vincentelli. JESTER: An Esterel-based reactive Java extension for reactive embedded system development. In FDL, Sept. 2000.
4. F. Balarin, M. Chiodo, P. Giusto, H. Hsien, J. Jurecska, L. Lavagno, C. Passerone, A. Sangiovanni-Vincentelli, E. Sentovich, K. Suzuki, and B. Tabbara. Hardware-Software Co-Design of Embedded Systems: The Polis Approach. Kluwer Academic Press, 1997.
5. G. Berry. The constructive semantics of pure Esterel - draft version 3. Technical report, INRIA, 06902 Sophia-Antipolis CDX, France, 1999.
6. G. Berry and G. Gonthier. The ESTEREL synchronous programming language. Sc. Comput. Prog., 19:87-152, 1992.
7. G. Berry, S. Ramesh, and R. K. Shyamasundar. Communicating reactive processes. In 20th SIGPLAN-SIGACT Symposium on POPL, 1993.
8. M. W. S. Dayaratne, P. S. Roop, and Z. Salcic. Direct execution of Esterel using reactive microprocessors. In SLAP, April 2005.
9. S. A. Edwards, L. Lavagno, E. A. Lee, and A. Sangiovanni-Vincentelli. Design of embedded systems: Formal models, validation and synthesis. Proc. of the IEEE, 85(3):366-390, 1997.
10. S. A. Edwards and O. Tardieu. SHIM: a deterministic model for heterogeneous embedded systems. In 5th Int'l Conf. on Embedded Software, pages 264-272, 2005.
11. T. Ekman and G. Hedin. Rewritable reference attributed grammars. In 18th European Conf. on Object-Oriented Programming, pages 144-169, June 2004.
12. A. Gerstlauer, R. Domer, J. Peng, and D. D. Gajski. System Design - A Practical Guide with SpecC. Kluwer Academic, 2001.
13. T. Grotker, S. Liao, G. Martin, and S. Swan. System Design with SystemC. Kluwer Academic, 2002.
14. F. Gruian, P. Andersson, K. Kuchcinski, and M. Schoeberl. Automatic generation of application-specific systems based on a micro-programmed java core. In 20th Symposium on Applied Computing, Embedded Systems Track, 2005.
15. P. L. Guernic, M. L. Borgne, T. Gauthier, and C. L. Maire. Programming real-time applications with signal. Another Look at Real Time Programming, Proc. of the IEEE, Sept. 1991.
16. N. Halbwachs, P. Caspi, and D. Pilaud. The synchronous dataflow programming language Lustre. Another Look at Real Time Programming, Proc. of the IEEE, Sept. 1991.
17. D. M. Hanna and R. E. Haskell. Flowpaths: Compiling stack-based IR to hardware. Journal of Microprocessors and Microsystems, 2005.
18. D. Harel. Statecharts : a visual formalism for complex systems. Sci. Comput. Prog., 8:231-274, 1987.
19. L. Hazard, J.-F. Susini, and F. Boussinot. The Junior reactive kernel. Research Report 3732, INRIA, July 1999.
20. C. A. R. Hoare. Communicating Sequential Processes. Prentice-Hall International, 1985.
21. L. Lavagno and E. Sentovich. Ecl: A specification environment for system-level design. In DAC, 1999.
22. F. Maraninchi. The Argos language : graphical representations of automata and descriptions of reactive systems. In IEEE Workshop on Visual Languages, 1991.
23. R. Milner. Communication and Concurrency. Prentice Hall International, 1989.
24. A. Nilsson. Compiling Java for real-time systems. Licentiate thesis, Lund Institute of Technology, 2004.
25. C. Passerone, C. Sansoe, L. Lavagno, R. McGeer, J. Martin, R. Passerone, and A. Sangiovanni-Vincentelli. Modeling reactive systems in java. ACM Trans. Des. Autom. Electron. Syst., 3(4):515-523, 1998.
26. I. Radojevic, Z. Salcic, and P. S. Roop. Design of heterogeneous embedded systems using DFCharts model of computation. In VLSI Design, Jan. 3-7 2006.
27. I. Radojevic, Z. Salcic, and P. S. Roop. Modelling heterogeneous embedded systems using SystemC and Esterel: A comparative study. IEEE Design and Test of Computers, 2006. to appear.
28. B. Rajan and R. K. Shyamasundar. Multiclock Esterel: A reactive framework for asynchronous design. In Int'l Parallel Processing Symposium, 2000.
29. S. Ramesh, S. Sonalkar, V D. Silva, N. Chandra, and B. Vijayalakshi. A toolset for modelling and verification of GALS systems. In Computer Aided Verification, 2004.
30. P. S. Roop, Z. Salcic, and M. W. S. Dayratne. Towards direct execution of Esterel programs on reactive processors. In The Fourth ACM International Conference on Embedded Software, pages 240-248, September 2004.
31. Z. Salcic, D. Hui, P. S. Roop, and M. Biglari-Abhari. HiDRA: A reactive multiprocessor architecture for heterogeneous embedded systems. Journal of Microprocessors and Microsystems, 2005.
32. Z. Salcic, D. Hui, P. S. Roop, and M. Biglari-Abhari. ReMic - design of a reactive embedded microprocessor core. In Asia-South Pacific DAC, January 2005.
33. M. Schoeberl. JOP: A java optimized processor. In Workshop on Java Technologies for Real-Time and Embedded Systems, November 2003.
34. J. S. Young, J. MacDonald, M. Shilman, A. Tabbara, P. Hilfinger, and A. R. Newton. Design and specification of embedded systems in Java using successive, formal refinement. In DAC, pages 70-75, 1998.