Design of heterogeneous embedded systems using DFCharts model of computation

Proceedings of the IEEE International Conference on VLSI Design

Volumn 2006, Issue , 2006, Pages 4-7

  Radojevic, Ivan ^a   Salcic, Zoran ^a   Roop, Partha ^a  

^a UNIVERSITY OF AUCKLAND   (New Zealand)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN ALGEBRA; COMPUTATIONAL METHODS; FINITE AUTOMATA; MATHEMATICAL MODELS; SEMANTICS; SIGNAL PROCESSING;

DFCHARTS; HIERARCHICAL CONCURRENT FINITE STATE MACHINES (HCFSM); SYNCHRONOUS DATAFLOW (SDF);

EMBEDDED SYSTEMS;

EID: 33748533185     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSID.2006.67     Document Type: Conference Paper

References (12)

1. G. Kahn, "The semantics of a simple language for parallel programming," Info. Proc., pp 471-475, Stockholm, Aug. 1974.
2. E. A. Lee and D. G. Messerschmitt, "Synchronous data flow," Proc. IEEE, vol. 75, Sept. 1987.
3. A. Benveniste and G. Berry, "The synchronous approach to reactive and real-time systems," Proc. IEEE, vol. 79, pp. 1270-1282, Sept. 1991.
4. F. Maraninchi and Y. Remond, "Argos: an automation based synchronous language," Computer Languages, no. 27, 2001.
5. C. A. R. Hoare, "Communicating sequential processes," Comm.ACM, vol. 21, no. 8, 1978.
6. Z. Salcic, D. Hui, P. Roop, M. Biglari-Abhari, "REMIC - Design of a Reactive Embedded Microprocessor Core", Proceedings of ASP-DAC, Shanghai, 2005
7. M. Geilen and T. Basten, "Reactive process networks," Embedded Software, Fourth ACM International Conference, EMSOFT 2004, Sept. 2004.
8. K. Strehl et al, "FunState - an internal design representation for codesign," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 9(4):524-544, August 2001.
9. A. Jantsch and P. Bjureus, "Composite signal flow: a computational model combining events, sampled streams and vectors," Design and Test Europe, 2000.
10. J. Eker et al., "Taming Heterogeneity - The Ptolemy Approach," Proceedings of the IEEE, vol. 91, Jan 2003.
11. A. Girault, B. Lee, E. A. Lee, "Hierarchical finite state machines with multiple concurrency models", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18(6), June 1999.
12. S. Ramesh, "Communicating Reactive State Machines: Design, Model and Implementation," IFAC Workshop on Distributed Computer Control Systems, Sept. 1998.