Software and hardware techniques for SEU detection in IP processors

Journal of Electronic Testing: Theory and Applications (JETTA)

Volumn 24, Issue 1-3, 2008, Pages 35-44

  Bolchini, C ^a   Miele, A ^a   Rebaudengo, M ^b   Salice, F ^a   Sciuto, D ^a   Sterpone, L ^b   Violante, M ^b  

^a POLITECNICO DI MILANO   (Italy)

^b POLITECNICO DI TORINO   (Italy)

Author keywords

Fault injection; Hardware software techniques; Reliability; Single event upset faults

Indexed keywords

FAULT COVERAGE; FAULT INJECTION; SINGLE EVENT UPSET FAULTS;

COMPUTER HARDWARE; COMPUTER SOFTWARE; FAULT DETECTION; MICROPROCESSOR CHIPS; RELIABILITY ANALYSIS;

ELECTRONIC EQUIPMENT TESTING;

EID: 40949123750     PISSN: 09238174     EISSN: 15730727     Source Type: Journal    
DOI: 10.1007/s10836-007-5028-0     Document Type: Article

References (13)

1. Alkhalifa Z, Nair VSS, Krishnamurthy N, Abraham JA (1999) Design and evaluation of system-level checks for on-line control flow error detection. IEEE Trans Parallel Distrib Syst 10(6):627-641
2. Bernardi P, Bolzani L, Rebaudengo M, Sonza Reorda M, Violante M (2005) An integrated approach for increasing the soft-error detection capabilities in SoCs processors. In Proc. 20th IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, pp 445-453
3. Bolchini C, Miele A, Pomante L, Salice F, Sciuto D (2004) Reliable system co-design: the FIR case study. In Proc. 19th IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems. Cannes, France, pp 433-441
4. Bolchini C, Miele A, Salice F, Sciuto D (2005) A model of soft error effects in generic IP processors. In Proc. 20th IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, pp 334-342
5. Bolchini C, Pomante L, Salice F, Sciuto D (2005) Reliable system specification for self-checking data-paths. In Proc. of the Conf. on Design, Automation and Test in Europe. IEEE Computer Society, Washington, DC, USA, pp 1278-1283
6. Bolchini C, Miele A, Rebaudengo M, Sterpone L, Violante M, Sciuto D (2006) Combined software and hardware techniques for the design of reliable IP processors. In Proc. IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, pp 265-273
7. Civera P, Macchiarulo L, Rebaudengo M, Sonza Reorda M, Violante M (2002) An FPGA-based approach for speeding-up fault injection campaigns on safety-critical circuits. Journal of Electronic Testing: Theory and Applications 18(3):261-271, June
8. Dodd PE, Massengill LW (2003) Basic mechanisms and modeling of single-event upset in digital microelectronics. IEEE Trans Nucl Sci 50(3):583-602, June
9. Gaisler J (2003) The LEON2 IEEE-1754 (SPARC V8) Processor http://www.gaisler.com
10. Goloubeva O, Rebaudengo M, Reorda MS, Violante M (2005) Improved software-based processor control-flow errors detection technique. In Reliability and Maintainability Symposium, 2005. Proceedings. Annual, pp 583-589
11. Rebaudengo M, Sonza Reorda M, Torchiano M, Violante M (1999) Soft-error detection through software fault-tolerance techniques. In Proc. IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, pp 210-218
12. Rebaudengo M, Sonza Reorda M, Violante M, Nicolescu B, Velazco R (2002) Coping with SEUs/SETs in microprocessors by means of low-cost solutions: a comparative study. IEEE Trans Nucl Sci (49)3:1491-1495, June
13. Ziegler F et al (1996) Terrestrial cosmic rays and soft errors. IBM J Res Develop 40(1)