A 250-ps Time-Resolution CMOS Multihit Time-to-Digital Converter for Nuclear Physics Experiments

IEEE Transactions on Nuclear Science

Volumn 46, Issue 2, 1999, Pages 73-77

  Bigongiari, F ^a,b   Roncella, R ^a,b   Saletti, R ^a,b   Terreni, P ^a,b  

^a IEEE   (Italy)

^b UNIVERSITY OF PISA   (Italy)

Author keywords

Application specific integrated circuit; Delay lines; Delay lock loop; Time measurements

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; DELAY CIRCUITS; ELECTRIC NETWORK SYNTHESIS; INTEGRATED CIRCUIT LAYOUT; NUCLEAR PHYSICS;

ASYNCHRONOUS INTERPOLATOR SYSTEMS; DELAYED-LOCK LINE; TIME-TO-DIGITAL CONVERTERS (TDC);

CMOS INTEGRATED CIRCUITS;

EID: 0033279234     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/23.757192     Document Type: Article

References (10)

1. P. Andreani, F. Bigongiari, R. Roncella, R. Saletti, P. Terreni, A. Bigongiari, and M. Lippi, "Multihit multichannel time-to-digital converter with ±1% differential nonlinearity and near optimal time resolution," IEEE J. Solid-State Circuits, vol. 33, pp. 650-656, Apr. 1998.
2. Y. Arai, T. Matsumura, and K. Endo, "A CMOS four channel × 1 k time memory LSI with 1-ns/b resolution," IEEE J. Solid-State Circuits, vol. 27, pp. 359-364, Mar. 1992.
3. Y. Arai and M. Ikeno, "A time digitizer CMOS gate-array with a 250 ps time resolution," IEEE J. Solid-State Circuits, vol. 31, pp. 212-220, Feb. 1996.
4. J. Christiansen, "An integrated CMOS 0.15 ns digital timing generator for TDC's and clock distribution systems," IEEE Trans. Nucl. Sci., vol. 42, pp. 753-757, Aug. 1995.
5. C. Ljuslin, J. Christiansen, A. Marchioro, and O. Klingsheim, "An integrated 16-channel CMOS time-to-digital converter," IEEE Trans. Nucl. Sci., vol. 41, pp. 1104-1108, Aug. 1994.
6. D. M. Santos, S. F. Dow, J. M. Flasck, and M. E. Levi, "A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip," IEEE Trans. Nucl. Sci., vol. 43, pp. 1717-1719, June 1996.
7. S. Kleinfelder, T. J. Majors, K. A. Blumer, W. Farr, and B. Manor, "The MTD132 - A new sub-nanosecond multi-hit CMOS time-to-digital converter," IEEE Trans. Nucl. Sci., vol. 38, pp. 97-101, Apr. 1991.
8. E. Räisänen-Ruotsalainen, T. Rahkonen, and J. Kostamovaara, "A low power CMOS time-to-digital converter," IEEE J. Solid-State Circuits, vol. 30, pp. 984-990, Sept. 1995.
9. H. Shirasu, Y. Arai, M. Ikeno, T. Murata, and T. Emura, "A VME 32 channel pipeline TDC module with TMC LSI's," IEEE Trans. Nucl. Sci., vol. 43, pp. 1799-1803, June 1996.
10. "Measurement precision of the new LeCroy MTD132," LeCroy Co. Application Note, AN-50, July 1991.