-
1
-
-
0027576336
-
Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits
-
April
-
David K. Su, Marc J. Loinaz, Shoichi Masui and Bruce A. Wooley, "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits," IEEE Journal of Solid-state Circuits, Vol 28, No. 4, April 1993, pp.420-430.
-
(1993)
IEEE Journal of Solid-state Circuits
, vol.28
, Issue.4
, pp. 420-430
-
-
Su, D.K.1
Loinaz, M.J.2
Masui, S.3
Wooley, B.A.4
-
2
-
-
0002237674
-
Experimental results and modeling of noise coupling in a lightly doped substrate
-
Tallis Blalack, jack Lau, Francois J.R. Clement and Bruce A. Wooley, "Experimental Results and Modeling of Noise Coupling in a Lightly Doped Substrate," IEEE 1996 International Electron Devices Meeting, 1996, pp.23.3.1-23.3.4.
-
(1996)
IEEE 1996 International Electron Devices Meeting
, pp. 2331-2334
-
-
Blalack, T.1
Lau, J.2
Clement, F.J.R.3
Wooley, B.A.4
-
4
-
-
0027929105
-
-
Prof. Michal Declercq
-
Francois J.R. Clement, Eytan Zysman, Maher Kayal and Prof. Michal Declercq, "LAYIN: Toward a Global solution for Parasitic Coupling Modeling and Visualization," IEEE 1994 Custom Integrated Circuits Conference, 1994, pp.537-540.
-
(1994)
LAYIN: Toward A Global Solution for Parasitic Coupling Modeling and Visualization IEEE 1994 Custom Integrated Circuits Conference
, pp. 537-540
-
-
Francois, J.R.1
Zysman, C.E.2
Kayal, M.3
-
5
-
-
0029270756
-
Substrate-Aware mixed-signal macrocell placement in wright
-
March
-
Sujoy Mitra, Rob A. Rutenbar, L. Richard Carley and David J. Allstot, "Substrate-Aware Mixed-Signal Macrocell Placement in WRIGHT," IEEE Journal of Solid-State Circuits, Vol. 30, No. 3, March 1995, pp.269-278.
-
(1995)
IEEE Journal of Solid-State Circuits
, vol.30
, Issue.3
, pp. 269-278
-
-
Mitra, S.1
Rutenbar, R.A.2
Carley, L.R.3
Allstot, D.J.4
-
6
-
-
0029538064
-
Integrated circuit substrate coupling models based on voronoi tessellation
-
December
-
Ivan L. Wemple and Andrew T. Yang, "Integrated Circuit Substrate Coupling Models Based on Voronoi Tessellation," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vo1.14, No.12, December 1995, pp.1459-1468.
-
(1995)
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
, vol.14
, Issue.12
, pp. 1459-1468
-
-
Wemple, I.L.1
Yang, A.T.2
-
8
-
-
0021405731
-
Chip substrate resistance modeling technique for integrated circuit design
-
April
-
Thomas A. Johnson, Ronald W. Knepper, Cictor marcello and Wen Wang, "Chip Substrate Resistance Modeling Technique for Integrated Circuit Design," IEEE Transactions on Computer-Aided Design, Vol. CAD-3, No.2, April 1984, pp. 126-134.
-
(1984)
IEEE Transactions on Computer-Aided Design
, vol.CAD-3
, Issue.2
, pp. 126-134
-
-
Johnson, T.A.1
Knepper, R.W.2
Marcello, C.3
Wang, W.4
-
9
-
-
0028517306
-
A simple approach to modeling cross-talk in integrated circuits
-
October
-
Kuntal Joardar, "A Simple Approach to Modeling Cross-Talk in Integrated Circuits," IEEE Journal of Solid-State Circuits, Vol. 29, No.10, October 1994, pp.1212-1219.
-
(1994)
IEEE Journal of Solid-State Circuits
, vol.29
, Issue.10
, pp. 1212-1219
-
-
Joardar, K.1
-
10
-
-
0029270766
-
Addressing noise decoupling in mixed-signal ic's: Power distribution design and cell customization
-
March
-
[lo] Balsha R. Stanisic, Rob A. Rutenbar, and L.Richard Carley, Addressing Noise Decoupling in Mixed-Signal IC's: Power Distribution Design and Cell Customization," IEEE Journal of Solid-State Circuits, Vol. 30, No. 3, March 1995, pp.321-326.
-
(1995)
IEEE Journal of Solid-State Circuits
, vol.30
, Issue.3
, pp. 321-326
-
-
Stanisic, B.R.1
Rutenbar, R.A.2
Carley, L.R.3
-
11
-
-
0029386556
-
Analysis and modelling of parasitic substrate coupling in CMOS circuits
-
October
-
[ll] X. Aragones, F. Moll, M. Roca and A. Rubio, "Analysis and Modelling of Parasitic Substrate Coupling in CMOS Circuits," IEE Proc. Circuits Devices System, Vol. 142, No. 5, October 1995, pp. 307-312.
-
(1995)
IEE Proc. Circuits Devices System
, vol.142
, Issue.5
, pp. 307-312
-
-
Aragones, X.1
Moll, F.2
Roca, M.3
Rubio, A.4
-
12
-
-
0031125414
-
Substrate coupling evaluation in bicmos technology
-
April
-
Juan M. Casalta, Xavier Aragones and Antonnio Rubio, "Substrate Coupling Evaluation in BiCMOS Technology," IEEE Journal of Solid-state Circuits, Vol. 32, No. 4, April 1997, pp.598-603.
-
(1997)
IEEE Journal of Solid-state Circuits
, vol.32
, Issue.4
, pp. 598-603
-
-
Casalta, J.M.1
Aragones, X.2
Rubio, A.3
-
13
-
-
0032099290
-
Efficient real-time modelling of substrate coupling in large mixed-signal spice designs, using analogue hdl
-
June
-
R. Singh and S . Sali, "Efficient real-time modelling of substrate coupling in large mixed-signal Spice designs, using analogue HDL," IEE Proceedings-Circuits, Devices and Systems, Vol. 145, No. 3, June 1998, pp.180-184.
-
(1998)
IEE Proceedings-Circuits, Devices and Systems
, vol.145
, Issue.3
, pp. 180-184
-
-
Singh, R.1
Sali, S.2
-
14
-
-
0032094757
-
Substrate noise coupling through planar spiral inductor
-
June
-
A.L.L. Pun, T. Yeung, J. Lau, J.R. Clement, D.K. Su, "Substrate noise coupling through planar spiral inductor," IEEE Journal of Solid-state Circuits, Vol. 33, No. 6, June 1998, pp.877-884.
-
(1998)
IEEE Journal of Solid-state Circuits
, vol.33
, Issue.6
, pp. 877-884
-
-
Pun, A.L.L.1
Yeung, T.2
Lau, J.3
Clement, J.R.4
Su, D.K.5
|