FACTOR: A hierarchical methodology for functional test generation and testability analysis

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2002, Pages 730-734

  Vedula, V M ^a   Abraham, J A ^a  

^a The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FUNCTIONAL CONSTRAINTS; FUNCTIONAL TEST GENERATION; HIERARCHICAL APPROACH; LARGE DESIGNS; MODULE UNDER TESTS; SUBMODULES; TEST GENERATIONS; TESTABILITY ANALYSIS;

DESIGN; EXHIBITIONS;

FACTOR ANALYSIS;

EID: 39749180898     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2002.998380     Document Type: Conference Paper

References (12)

1. D. Bhattacharya, "Hierarchical Test Access Architecture for Embedded Cores in an Integrated Circuit,", Proc. 16th IEEE VLSI Test Symposium, April 1998, pp. 8-14.
2. D. V. Campenhout, "A CMOS ARM Microprocessor," Class Report, 1995
3. J. Lee, and J. H. Patel, "Hierarchical Test Generation under Intensive Global Functional Constraints," Proc. 29th Design Automation Conference, June 1992, pp. 261-266.
4. C. M. Maunder and R. E. Tulloss, "The Test Access Port and Boundary-Scan Architecture," IEEE Computer Society Press, September 1990.
5. P. C. Maxwell and R. C. Aitken, " Test Sets and Reject Rates: All Fault Coverages Are Not Created Equal," IEEE Design & Test of Computers, Vol. 10, Issue 1, March 1993, pp. 42-51.
6. K. L. McMillan, "A Compositional Rule for Hardware Design Refinement," Proc. 9th International Conference on Computer Aided Verification, June 1997, pp. 24-35.
7. R. S. Ramachandini and D. E. Thomas, "Behavioral Test Generation using Mixed Integer Non-linear programming," Proc. International Test Conference, October 1994, pp. 958-967.
8. R. S. Tupuri and J. A. Abraham, "A Novel Functional Test Generation Method for Processors using Commercial ATPG," Proc. International Test Conference, November 1997, pp. 743-752.
9. R. S. Tupuri, A. Krishnamachary and J. A. Abraham, "Test Generation for Gigahertz Processors using an Automatic Functional Constraint Extractor," Proc. 36th Design Automation Conference, June 1999, pp. 647-652.
10. V. M. Vedula and J. A. Abraham, "A Novel Methodology for Hierarchical Test Generation using Functional Constraint Composition," Proc. IEEE International High-Level Design Validation and Test Workshop, November 2000, pp. 9-14.
11. P.Vishakantaiah, J. A. Abraham and M. Abadir, " Automatic Test Knowledge Extraction from VHDL (ATKET)," Proc. 29th Design Automation Conference, June 1992, pp. 273-278.
12. v2html, "Rough Verilog Parser," Version 6.0, www.burbleland.com/v2html/rvp.html.