A monolithic bandpass amplifier for neural signal processing with 25-Hz low-frequency cutoff

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2007, Pages 177-180

  Samsukha, Paras ^a   Garverick, Steven L ^a  

^a Case Western Reserve University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDPASS AMPLIFIERS; BIAS CURRENTS; FEEDBACK; MONOLITHIC INTEGRATED CIRCUITS;

FREQUENCY CUTOFF; INPUT-REFERRED NOISE; NEURAL SIGNAL PROCESSING; PASSBAND GAIN;

SIGNAL PROCESSING;

EID: 39549113024     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2007.4405707     Document Type: Conference Paper

References (11)

1. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications", IEEE J. of Solid-State Circuits, vol. 38, pp.958-965, June 2003.
2. Chestek, C.A.; Samsukha, P.; Tabib-Azar, M.; Harrison, R.R.; Chiel, H.J.; Garverick, S.L., "Microcontroller-Based Wireless Recording Unit for Neurodynamic Studies in Saltwater," IEEE Sensors Journal, vol.6, no.5, pp. 1105-1114, Oct. 2006.
3. P. Samsukha, C. Chestek, and S. Garverick, "Neurodynamic Interface Circuits for a Multichannel, Wireless Sensor IC Operating in Saltwater," Proc. 2006 IEEE Intl. Symp. Circ. and Sys., Kos, Greece, pp. 5087-5090, May 2006.
4. P. Mohseni and K. Najafi, "A Fully Integrated Neural Recording Amplifier with DC Input Stabilization," IEEE Trans. Biomed. Eng., vol. 51, no. 5, pp. 832-837, May, 2004.
5. B. Gosselin, A. E. Ayoub, M. Sawan, "A low-power bioamplifier with a new active DC rejection scheme", Proc. 2006 IEEE Intl. Symp. Circ. and Sys., pp. 2185-2188- May 2006.
6. A. Veeravalli, E. Sanchez-Sinencio, J. Silva-Martinez, "A CMOS transconductance amplifier architecture with wide tuning range for very low frequency applications", IEEE J. Solid-State Circuits, vol.37, no.6, pp. 776-781, June 2002.
7. Sarpeshkar, R., T. Delbruck and C.A. Mead, "White Noise in MOS Transistors and Resistors," IEEE Circuits and Devices, Vol. 9, No. 6, pp. 23-29, 1993.
8. E. M. Camacho-Galeano, C. Galup-Montoro and M. C. Schneider, "A 2-nW 1.1-V Self-Biased Current Reference in CMOS Technology", IEEE Trans. Circ. and Sys.-II: Express Briefs, vol. 52, no. 2, Feb. 2005.
9. A. I. A. Cunha, M. C. Schneider, and C. Galup-Montoro, "An MOS transistor model for analog circuit design," IEEE J. Solid-State Circuits, vol. 33, no. 10, pp. 1510-1519, Oct. 1998.
10. H. J. Oguey and D. Aebischer, "CMOS Current Reference Without Resistance", IEEE J. Solid-State Circuits, vol.32, no. 7, pp. 1132-1135 July 1997.
11. M. S. J. Steyaert.W. M. C. Sansen, and C. Zhongyuan, "A micro-power low-noise monolithic instrumentation amplifier for medical purposes," IEEEJ. Solid-State Circuits, vol. 22, pp. 1163-1168, Dec. 1987.