A -90dBm snsitivity 0.13μm CMOS bluetooth transceiver operating in wide temperature range

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2007, Pages 655-658

  Agawa, Kenichi ^a   Majima, Hideaki ^a   Kobayashi, Hiroyuki ^a   Koizumi, Masayuki ^a   Ishizuka, Shinichiro ^a   Nagano, Takeshi ^a   Arai, Makoto ^a   Shimizu, Yutaka ^a   Urakawa, Go ^a   Itoh, Nobuyuki ^a   Hamada, Mototsugu ^a   Otsuka, Nobuaki ^a  

^a TOSHIBA CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

BLUETOOTH; CMOS INTEGRATED CIRCUITS; ELECTRIC NETWORK ANALYSIS; LOW NOISE AMPLIFIERS;

BIASING CIRCUIT; ENVIRONMENTAL CONDITIONS; TRANSMITTER ARCHITECTURE; TRANSMITTER CHAIN;

TRANSCEIVERS;

EID: 39549096725     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2007.4405817     Document Type: Conference Paper

References (9)

1. P. van Zeijl et al.," A Bluetooth radio in 0.18-μm CMOS," IEEE JSSC, vol. 37, pp. 1679-1687, Dec. 2002.
2. H. Ishikuro et al., "A single-chip CMOS Bluetooth transceiver with 1.5MHz IF and direct modulation transmitter," ISSCC, pp. 94-95, Feb. 2003.
3. Y. Tee et al., "Design techniques to combat process, temperature and supply variation in Bluetooth RFIC," RFIC Symp., pp. 551-554, June 2003.
4. W. Hioe et al., "0.18-μm CMOS Bluetooth analog receiver with -88-dBm sensitivity," IEEE JSSC, vol. 39, pp. 374-377, Feb. 2004.
5. I. Bhatti et al., "A fully integrated transformer-based front-end architecture for wireless transceivers," ISSCC, pp. 106-107, Feb. 2005.
6. R. B. Staszewski et al., "All-digital PLL and transmitter for mobile phones," IEEE JSSC, vol. 40, pp. 2469-2482, Dec. 2005.
7. B. Marholev et al., "A single-chip Bluetooth EDR device in 0.13μm CMOS," ISSCC, pp. 558-559, Feb. 2007.
8. H. Majima et al., "A 1.2-V CMOS complex bandpass filter with a tunable center frequency," ESSCIRC, pp. 327-330, Sep. 2005.
9. D. Miyashita et al., "A low-IF CMOS single-chip Bluetooth EDR transmitter with digital I/Q mismatch trimming circuit," VLSI Circuits Symp., pp. 298-301, June 2005.