An area optimized 2.5-V 10-b 200-MS/s 200-μA CMOS DAC

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2006, Pages 161-164

  Nejati, Babak ^a   Larson, Lawrence ^b  

^a Sequoia Communications   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRAL NONLINEARITY; STATIC CURRENT; SUPPLY VARIATION;

CMOS INTEGRATED CIRCUITS; ELECTRIC CURRENT CONTROL; ELECTRIC POWER SYSTEMS; GAIN CONTROL; OPTIMIZATION;

DIGITAL TO ANALOG CONVERSION;

EID: 39049148050     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2006.320870     Document Type: Conference Paper

References (7)

1. T. Solati, et all, "Quad-Band GSM/GPRS/EDGE Polar Loop Transmitter," IEEE Journal of Solid-State Circuits, Vol. 39, No. 12, Dec. 2004, pp. 2179-88.
2. A. Bosch, W. Sansen, "A 10-bit, 1-Gsample/s Nyquist current steering D/A converter", IEEE Journal of Solid-State Circuits, Vol. 36, No. 3, Mar. 2001, pp. 315-24.
3. T. Ueno, T. Yamaji, and T. Itakura, "A 1.2-V, 12-bit, 200MSample/s Current-Steering D/A Converter in 90-nm CMOS", in IEEE 2005 Custom Integrated Circuit Conference (CICC), 2005, pp. 747-50
4. J. Bastos, M. Steyaert, and W. Sansen, "A high yield 12-bit 250-MS/s CMOS D/A converter", in IEEE 1996 Custom Integrated Circuit Conference (CICC), 1996, pp. 20.6.1-4.
5. J. Deveugele, M. Steyaert "A 10-bit 250-MS/s Binary-weighted Current Steering DAC", IEEE Journal of Solid-State Circuits, Vol. 41, No. 2, Feb. 2006, pp. 320-9.
6. B. Razavi, Principals of Data Conversion System Design, New York: IEEE Press 1995.
7. M. Pelgrom et all, "Matching properties of MOS transistor," IEEE J. Solid-State Circuits, Vol. SC-24, Oct 1989, pp. 1433-9.