Interface-based rate analysis of embedded systems

Proceedings - Real-Time Systems Symposium

Volumn , Issue , 2006, Pages 25-34

  Chakraborty, Samarjit ^a   Liu, Yanhong ^a   Stoimenov, Nikolay ^b   Thiele, Lothar ^b   Wandeler, Ernesto ^b  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

^b ETH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

ASSOCIATED RATE INTERFACE; DATA STREAMS; INTERFACE-BASED RATE ANALYSIS;

ALGEBRA; COMPUTATIONAL COMPLEXITY; DATA STRUCTURES; INTERCONNECTION NETWORKS; INTERFACES (COMPUTER);

EMBEDDED SYSTEMS;

EID: 38949191591     PISSN: 10528725     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTSS.2006.26     Document Type: Conference Paper

References (17)

1. T. Austin, E. Larson, and D. Ernst. SimpleScalar: An infrastructure for computer system modeling. IEEE Computer, 35(2):59-67, 2002.
2. E. Bini and M. D. Natale. Optimal task rate selection in fixed priority systems. In RTSS, 2005.
3. J.-Y. L. Boudec and P. Thiran. Network Calculus. LNCS 2050, Springer Verlag, 2001.
4. A. Chakrabarti, L. de Alfaro, T. A. Henzinger, and M. Stoelinga. Resource interfaces. In EMSOFT, 2003.
5. S. Chakraborty, S. Künzli, and L. Thiele. A general frame-work for analysing system properties in platform-based embedded system designs. In DATE, 2003.
6. L. de Alfaro and T. A. Henzinger. Interface theories for component-based design. In EMSOFT, 2001.
7. L. de Alfaro and T. A. Henzinger. Interface-based design. In Engineering Theories of Software Intensive Systems, Proceedings of the Marktoberdorf Summer School, 2004.
8. L. de Alfaro, T. A. Henzinger, and M. Stoelinga. Timed interfaces. In EMSOFT, LNCS 2431, 2002.
9. Y. Liu, S. Chakraborty, and R. Marculescu. Generalized rate analysis for media-processing platforms. In IEEE RTCSA, 2006.
10. A. Mathur, A. Dasdan, and R. K. Gupta. Rate analysis for embedded systems. ACM Transactions on Design Automation of Electronic Systems (TODAES), 3(3):408-436, 1998.
11. A. Maxiaguine, S. Künzli, S. Chakraborty, and L. Thiele. Rate analysis for streaming applications with on-chip buffer constraints. In ASP-DAC, 2004.
12. A. Maxiaguine, Y. Zhu, S. Chakraborty, and W.-F. Wong. Tuning SoC platforms for multimedia processing: Identify-ing limits and tradeoffs. In CODES+ISSS, 2004.
13. K. Richter, M. Jersak, and R. Ernst. A formal approach to MpSoC performance verification. IEEE Computer, 36(4):60-67, 2003.
14. M. Rutten, J. van Eijndhoven, and E.-J. Pol. Robust media processing in a flexible and cost-effective network of multitasking coprocessors. In ECRTS, 2002.
15. G. Varatkar and R. Marculescu. On-chip traffic modeling and synthesis for MPEG-2 video applications. IEEE Transactions on VLSI, 12(1), January 2004.
16. E. Wandeler and L. Thiele. Real-time interfaces for interface-based design of real-time systems with fixed priority scheduling. In EMSOFT, 2005.
17. E. Wandeler and L. Thiele. Interface-based design of real-time systems with hierarchical scheduling. In RTAS, 2006.