ASIP Architecture Exploration for Efficient IP Sec Encryption: A Case Study

ACM Transactions on Embedded Computing Systems

Volumn 6, Issue 2, 2007, Pages 12-

  Scharwaechter, Hanno ^a   Kammler, David ^a   Wieferink, Andreas ^a   Hohenauer, Manuel ^a   Karuri, Kingshuk ^a   Ceng, Jianjiang ^a   Leupers, Rainer ^a   Ascheid, Gerd ^a   Meyr, Heinrich ^a  

^a RWTH AACHEN UNIVERSITY   (Germany)

Author keywords

ADL; ASIP; computer aided design; Design; IPSec; Security

Indexed keywords

EID: 38949175611     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/1234675.1234679     Document Type: Article

References (48)

1. Ace-Associated Computer Experts Bv. 2005. The cosy compiler development system http://www.ace.nl.
2. Arc International. 2005. Arctangent Processor http://www.arc.com.
3. Biswas, P., Choudhary, V., Atasu, K., Pozzi, L., Ienne, P., And Dutt, N. 2004. Introduction of local memory elements in instruction set extensions. In Proceedings of the Design Automation Conference. June.
4. Branstad, D. K., Gait, J., And Katzke, S. 1976/1977. Report on the workshop on cryptography in support of computer security. Tech. Rep. Nbsir 77, National Bureau of Standards. Sep.
5. Burke, J., Mcdonald, J., And Austin, T. M. 2000. Architectural support for fast symmetric-key cryptography. In Architectural Support for Programming Languages and Operating Systems. 178-189.
6. Cheung, O. Y. H., Tsoi, K. H., Leong, P. H. W., And Leong, M. P. 2001. Tradeoffs in parallel and serial implementations Of the international data encryption.
7. standard (IDEA). In Lecture Notes in Computer Science, vol. 2162.
8. Chodowiec, P., Khuon, P., And K. Gaj. 2001. Fast implementations of secret-key block ciphers using mixed inner- and outer-round pipelining. In FPGA.
9. Cisco Systems. 1999. Parallel eXpress Forwarding in the Cisco 10000 Edge Service Router. Tech. rep., White Paper. Dec.
10. Cognigine Corp. 2001. A monolithic packet processing machine. Presentation at Network Processor Forum.
11. CoWare Inc. 2000. http://www.coware.com. CoWare Inc.
12. Deering, S. And Hinden, R. 1998. Internet protocol, Version 6 (IPv6) Specification. Tech. Rep. RFC 2460, http://www.rfc-editor.org/rfc/rfc2460.txt. Dec.
13. Draves, R., Zill, B., And Mankin, A. 1998. Implementing IPv6 for windows NT. In Windows NT Symposium Seattle.
14. Ezchips Technologies. 1999. Network Processor Design For Next-generation network equipment. Tech. rep., White Paper. Dec.
15. Fauth, A., Praet, J. V., And Freericks, M. 1995. Describing instruction set processors using nML. In Proc. of the European Design and Test Conference (ED & TC).
16. Feistel, H. 1974. U.S Patent #3, 798, 360.
17. Feistel, H. 1979. Cryptography and computer privacy. Scientific American 228, 5, 15-23.
18. Grotker, T., Liao, S., Martin, G., Swan, S. 2002. System Design with SystemC. Kluwer Academic Publ. Novell, MA.
19. Halambi, A., Grun, P., Ganesh, V., Khare, A., DUTT, N., AND NICOLAU, A. 1999. Expression: A language for architecture exploration through compiler/simulator retargetability. In Proc. of the Conference on Design, Automation & Test in Europe (DATE).
20. Hinden, R. And Deering, S. 1998. IP Version 6 Addressing Architecture. Tech. Rep. RFC 2373, http://www.rfc-editor.org/rfc/rfc2373/rfc2373.txt. July.
21. Hoffmann, A., Meyr, H., And Leupers, R. 2003. Architecture Exploration for Embedded Processors With Lisa. Kluwer Academic Pub., Novell, MA.
22. Hohenauer, M., Scharwaechter, H., Karuri, K., Wahlen, O., Kogel, T., Leupers, R., Ascheid, G., And Meyr, H. 2004. A methodology and tool suite for C compiler generation from ADL models. In Proc. of the Conference on Design, Automation & Test in Europe (DATE).
23. Ibm Corp. 1999. Ibm Network processor (Ibm32Npr161Epxcac100). Tech. rep., Product overview. Nov.
24. Intel CORP. 2002. Intel IXP2800 network processor. Tech. rep., Product Brief.
25. Kent, S. And Atkinson, R. 1998. Security architecture for the internet protocol. Tech. Rep. RFC 2401, http://www.rfc-editor.org/rfc/rfc2401.txt. Nov.
26. Kobayashi, S., Takeuchi, Y., Kitajima, A., And Imai, M. 2001. Compiler generation in PEAS-III: an ASIP development system. In Workshop on Software and Compilers for Embedded Processors (Scopes).
27. Lanner, D., Praet, J. V., Kifli, A., Schoofs, K., Geurts, W., Thoen, F, And Goossens, G. 1995. Chess: Retargetable code generation for embedded DSP processors. In Code Generation for Embedded Processors, P. Marwedel and G. Goosens, Eds. Kluwer Academic Pub., Novell, Ma.
28. Leong, M., Cheung, O., TSOI, K., And Leong, P. 2000. A bit-serial implementation of the international data encryption algorithm (IDEA). In IEEE SympOsium on Field-Programmable Custom Computing Machhines.
29. Lextra CORP. 2001. NVP: A Programmable OC-192c Powerplant. Presentation at Network Processor Forum.
30. Mencer, O., Morf, M., And Flynn, M. 1998. Hardware software tridesign of encryption for mobile communication units. In Proc. of the Int. Conf. on Acoustics, Speech and Signal Processing (Icassp).
31. Mips Inc. 2005. MIPS Technologies http://www.mips.com.
32. National Institute For Standards And Technology (Nist) 2001. http://www.csrc.nist.gov/.
33. publications/fips/fips197/fips-197.pdf. National Institute for Standards and Technology (NIST).
34. Nohl, A., Braun, G., Schliebusch, O., Leupers, R., And Meyr, H. 2002. A universal technique for fast and flexible instruction-set architecture simulation. In Proc. of the Design Automation Conference (DAC).
35. Paulin, P., Karim, F., And Bromley, P. 2001. Network processors: A perspective on market requirements, processor architectures and embedded SW tools. In Proc. of the Conference on Design, Automation & Test in Europe (DATE).
36. Postel, J. 1981. Internet protocol: Darpa internet program protocol specification. Tech. Rep. RFC 791, http://www.rfc-editor.org/rfc/rfc791.txt. Sep.
37. Rajesh, V. And Moona, R. 1999. Processor modeling for hardware software codesign. In Int. Conf on VLSI Design.
38. Schliebusch, O., Steinert, M., Braun, G., Nohl, A., Leupers, R., Ascheid, G., And Meyr, H. 2004. RTL processor synthesis for architecture exploration and implementation. In Proc. of the Conference on Design, Automation & Test in Europe (DATE).
39. Schneier, B. 1996. Applied Cryptography. Addison-Wesley, Boston, MA.
40. Schneier, B., Kelsey, J., Whiting, D., Wagner, D., And Hall, C. 1998. Twofish: A 128-Bit Block Cipher.
41. Shah, N. 2001. Understanding network processors. Tech. Rep. 1.0, University of California, Berkeley. Sep.
42. Shah, N. And Keutzer, K. 2002. Network processors: Origin of species. In The 17th International Symposium of Computerand Information Science.
43. Sitera Corp. 2000. Prism Iq2000. Tech. rep., Product Brief. Feb.
44. Target Compiler Technologies. 2005. Chess/Checkers http://www.retarget.com.
45. Tensilica. 2005. Xtensa http://www.tensilica.com.
46. Thayer, R., Doraswamy, N., And Glenn, R. 1998. IP security document road map. Tech. Rep. RFC 2411, http://www.rfc-editor.org/rfc/rfc2411.txt. Nov.
47. Wieferink, A., Kogel, T., Leupers, R., Ascheid, G., And Meyr, H. 2004. A system level processor/communication co-exploration methodology for multi-processor system-on-chip platforms. In Proc. of the Conference on Design, Automation & Test in Europe (DATE).
48. Xelerated Packet Devices Corp. 2001. The Worlds first 40 Gbps (OC-768) Network Processor. Presentation at Network Processor Forum.