![]() |
Volumn 40, Issue 15, 2004, Pages 918-920
|
Fast locking scheme for PLL frequency synthesiser
|
Author keywords
[No Author keywords available]
|
Indexed keywords
BANDWIDTH;
CAPACITANCE;
COMPUTER SIMULATION;
DISCRIMINATORS;
ELECTRIC FILTERS;
FREQUENCY HOPPING;
FREQUENCY SYNTHESIZERS;
GATES (TRANSISTOR);
CHARGE-PUMP CURRENT;
CROSSOVER FREQUENCY;
PHASE FREQUENCY DETECTOR (PFD);
SWITCHING SPEED;
PHASE LOCKED LOOPS;
|
EID: 3843108991
PISSN: 00135194
EISSN: None
Source Type: Journal
DOI: 10.1049/el:20045367 Document Type: Article |
Times cited : (18)
|
References (4)
|