A fully differential comparator using a switched-capacitor differencing circuit with common-mode rejection

IEEE Journal of Solid-State Circuits

Volumn 32, Issue 2, 1997, Pages 250-253

  Shih, Tanchu ^a,b   Der, Lawrence ^a,c   Lewis, Stephen H ^a   Hurst, Paul J ^a  

^a University of California Davis   (United States)

^b Silicon Systems Inc   (United States)

^c Hyundai Electronics America   (United States)

Author keywords

Analog to digital converter; Common mode; Common mode rejection; Comparator; Fully differential; Switched capacitor

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CAPACITORS; CMOS INTEGRATED CIRCUITS; ELECTRIC LOSSES; SIGNAL DISTORTION; SIGNAL TO NOISE RATIO;

COMMON MODE REJECTION; SWITCHED CAPACITORS;

COMPARATOR CIRCUITS;

EID: 0031075503     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.551918     Document Type: Article

References (16)

1. A. G. F. Dingwall and V. Zazzu, "An 8 MHz CMOS subranging 8 bit A/D converter," IEEE J. Solid-State Circuits, vol. SC-20, pp. 1138-1143, Dec. 1985.
2. S. H. Lewis and P. R. Gray, "A pipelined 5-Msample/s 9-bit analog-todigital converter," IEEE J. Solid -State Circuits, vol. SC-22, pp. 954-961, Dec. 1987.
3. M. K. Mayes and S, Chin, "A multistep A/D converter family with efficient architecture," IEEE J. Solid-State Circuits, vol. 24, pp. 1492-1497, Dec. 1989.
4. Y.-M. Lin, "Performance limitations on high-resolution video-rate analog-digital interfaces," pp. 76-78, Univ. California, Berkekey, June 19, 1990. Memo Number UCB/ERL M90/55.
5. B.-S. Song, S.-H. Lee, and M. F. Tompsett, "A 10-b 15-MHz CMOS recycling two-step A/D converter," IEEE J. Solid-State Circuits, vol. 25, pp. 1328-1338, Dec. 1990.
6. B. Razavi and B. A. Wooley, "A 12-b 5-Msample/s two-step CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 27, pp. 1667-1678, Dec. 1992.
7. C. S. G. Conroy, A High-Speed Parallel Pipeline A/D Conveter Technique in CMOS, p. 289, University of California, Berkeley, Feb. 15, 1994. Memo Number UCB/ERL M94/9.
8. M. Ito, T. Miki, S. Hosotani, T. Kumamoto, Y. Yamashita, M. Kijima, T. Okuda, and K. Okada, "A 10 bit 20 MS/s 3 V supply CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 29, pp. 1531-1536, Dec. 1994.
9. K. Nakamurs, M. Hotta, L. R. Carley, and D. J. Allstot, "An 85 mW, 10 b. 40 Msample/s CMOS parallel-pipelined ADC," IEEE J. Solid-State Circuits, vol. 30, pp. 173-183, Mar. 1995.
10. L. Der, S. H. Lewis, and P. J. Hurst, "A switched-capacitor differencing circuit with common-mode rejection for fully differential comparators," in Proc. 36th Midwest Symp. Circuits Systems, Aug. 1993, pp. 911-914.
11. R. C. Yen and P. R. Gray, "A MOS switched-capacitor instrumentation amplifier," IEEE J. Solid-State Circuits, vol. SC-17, pp. 1008-1013, Dec. 1982.
12. N. Fukushima, T. Yamada, N. Kumazawa, Y. Hasegawa, and M. Soneda, "A CMOS 40 MHz 8b 105 mW two-step ADC," in IEEE Int. Solid-State Circuits Conf., Feb. 1989, pp. 14-15.
13. J. Doernberg, P. R. Gray, and D. A. Hodges, "A 10-bit 5-Msample/s CMOS two-step flash ADC," IEEE J. Solid-State Circuits, vol. 24, pp. 241-249, Apr. 1989.
14. S. Hosotani, T. Miki, A. Maeda, and N. Yazawa, "An 8-bit 20-MS/s CMOS A/D converter with 50-mW power consumption," IEEE J. SolidState Circuits, vol. 25, pp. 167-172, Feb. 1990.
15. J.-T. Wu and B. A. Wooley, "A 100 MHz pipelined CMOS comparator," IEEE J. Solid-State Circuits. vol. 23, pp 1379-1385, Dec. 1988.
16. Y.-M. Lin, B. Kim, and P. R. Gray, "A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3-μm CMOS," IEEE J. Solid-State Circuits, vol. 26, pp. 628-636, Apr. 1991.