On the ability of AES S-boxes to secure against correlation power analysis

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4464 LNCS, Issue , 2007, Pages 43-50

  Liu, Zheng Lin ^a   Guo, Xu ^a   Chen, Yi Cheng ^a   Han, Yu ^a   Zou, Xue Cheng ^a  

^a HUAZHONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (China)

Author keywords

Advanced encryption standard (AES); Correlation coefficient; Correlation power analysis (CPA); Hamming distance

Indexed keywords

APPROXIMATION THEORY; COMPUTER SIMULATION; CORRELATION THEORY; CRYPTOGRAPHY; HAMMING DISTANCE; STANDARDS;

ADVANCED ENCRYPTION STANDARD (AES); CORRELATION COEFFICIENT; CORRELATION POWER ANALYSIS (CPA);

SECURITY OF DATA;

EID: 37149004055     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-72163-5_5     Document Type: Conference Paper

References (13)

1. "Advanced Encryption Standard (AES)", Federal Information Processing Standards Publication 197, Nov. 2001.
2. K.Tiri, M.Akmal and I.Verbauwhede. A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards. Proc. of 28th European Solid-State Circuits Conference, pp. 403-406, 2002.
3. K.Tiri, D. Hwang, A. Hodjat, B. Lai, S. Yang, P. Schaumont, and I. Verbauwhede. A side-channel leakage free coprocessor IC in 0.18um CMOS for embedded AES-based cryptographic and biometric processing. Proc. ACM/IEEE Design Automation Conference (DAC 2005), pp. 222-227, 2005.
4. D. Suzuki, M. Saeki, and T. Ichikawa. Random Switching Logic: A Countermeasure against DPA based on Transition Probability. Cryptology ePrint Archive, Report 2004/346, 2004.
5. D. Shang, F. Burns, A. Bystrov, A. Koelmans, D. Sokolov, and A. Yakovlev. High-security asynchronous circuit implementation of AES. IEE Proceedings Computers and Digital Techniques, vol. 153, no. 2, pp. 71-77, 2006.
6. J. Golic and C. Tymen. Multiplicative Masking and Power Analysis of AES. CHES 2002, LNCS 2523, pp. 198-212, Springer-Verlag, 2003.
7. E. Brier, C. Clavier, and F. Olivier. Correlation Power Analysis with a Leakage Model. In proceedings of CHES 2004, LNCS 3156, pp. 16-29, Springer, 2004.
8. S. Guilley, P. Hoogvorst, R. Pacalet. Differential Power Analysis Model and some Results. In proceedings of CARDIS 2004, Kluwer Academic Publishers, pp. 127-142, 2004.
9. J. Wolkerstorfer, E. Oswald, and M. Lamberger. An ASIC Implementation of the AES S-boxes. In CT- RSA 2002, LNCS 2271, pp. 67-78, 2002.
10. S. Morioka and A. Satoh. An optimized S-box circuit architecture for low power AES design. In CHES 2002, LNCS 2523, pp. 172-186, 2003.
11. G. Bertoni, M. Macchetti, L. Negri, and P. Frangneto. Power-efficient ASIC Synthesis of Cryptographic Sboxes. In GLSVLSI 2004, pp. 277-281, ACM Press, 2004.
12. S. Morioka, and A. Satoh. An optimized S-box circuit architecture for low power AES design. In CHES 2002, LNCS 2523, pp.172-186, 2003.
13. S. Mangard. Hardware Countermeasures against DPA - A Statistical Analysis of Their Effectiveness. In CT-RSA 2004, LNCS 2964, pp. 222-235, 2004.