Power-efficient ASIC synthesis of cryptographic sboxes

Proceedings of the ACM Great Lakes Symposium on VLSI

Volumn , Issue , 2004, Pages 277-281

  Bertoni, Guido ^a   Macchetti, Marco ^b   Negri, Luca ^b  

^a STMICROELECTRONICS   (Italy)

^b POLITECNICO DI MILANO   (Italy)

Author keywords

Cryptography; Low power logic; S box implementation

Indexed keywords

ALGORITHMS; BOOLEAN FUNCTIONS; CMOS INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; CRYPTOGRAPHY; ELECTRIC POWER UTILIZATION; OPTIMIZATION; VECTORS;

LOW POWER LOGIC; PERMUTATIONS; POWER CONSUMPTION; S-BOX IMPLEMENTATION;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 2942679891     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. AES homepage, available at http://csrc.nist.gov/aes.
2. J. Daemen and V. Rijmen. AES proposal: Rijndael. NIST AES Proposal, June 1998.
3. C. Adams and S. Tavares. Structured design of cryptographically good S-boxes. Journal of Cryptology, 3(1):27-41, 1990.
4. L. O'Connor. An analysis of a class of algorithms for S-box construction. Journal of Cryptology, 7(3):133-151, 1994.
5. S. Iman and M. Pedram. Multi-level network optimization for low power. In ICCAD Proceedings, pages 372-377, Nov. 1994.
6. S. Iman and M. Pedram. Two-level logic minimization for low power. In ICCAD Proceedings, pages 433-439, Nov. 1995.
7. L. Xiao and H. M. Heys. Hardware design and analysis of block cipher components. In Proc. 5th ICISC, 2002.
8. B. S. Amrutur and M. A. Horowitz. Fast low-power decoders for rams. IEEE Journal of Solid State Circuits, 36(10):1506-1515, oct 2001.
9. G. Marsaglia. Mother of all pseudo random number generator, http://www.agner.org/random./mother/.
10. N. Sklavos and O. Koufopavlou. Architectures and vlsi implementations of the aes-proposal rijndael. IEEE Trans. on Computers, 51(12):1454-1459, dec 2002.
11. A. Rudra, P. K. Dubey, C. S. Jutla, V. Kumar, J. R. Rao, and P. Rohatgi. Efficient Rijndael encryption implementation with composite field arithmetic. In Proc. CHES 2001, pages 171-184, 2001.
12. M. Macchetti and G. Bertoni. Hardware implementation of the rijndael sbox: a case study. ST Journal of System Research, (0):84-91, jul 2003.
13. S. Morioka and A. Satoh. An optimized s-box circuit architecture for low power aes design. In Proc. CHES 2002, pages 172-186, 2003.