Power analysis attacks and countermeasures

IEEE Design and Test of Computers

Volumn 24, Issue 6, 2007, Pages 535-543

  Popp, Thomas ^a   Mangard, Stefan ^b   Oswald, Elisabeth ^c  

^a GRAZ UNIVERSITY OF TECHNOLOGY   (Austria)

^b INFINEON TECHNOLOGIES AG   (Germany)

^c UNIVERSITY OF BRISTOL   (United Kingdom)

Author keywords

Countermeasures; DPA resistant logic styles; Power analysis attacks

Indexed keywords

CODES (SYMBOLS); ELECTRONIC CRIME COUNTERMEASURES; SECURITY OF DATA;

POWER ANALYSIS ATTACKS;

CRYPTOGRAPHY;

EID: 37149000571     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/MDT.2007.200     Document Type: Review

References (10)

1. P.C. Kocher, J. Jaffe, and B. Jun, "Differential Power Analysis," Proc. 19th Ann. Int'l Cryptology Conf. Advances in Cryptology (CRYPTO 99), LNCS 1666, Springer-Verlag, 1999, pp. 388-397.
2. S. Mangard, E. Oswald, and T. Popp, Power Analysis Attacks: Revealing the Secrets of Smart Cards, Springer, 2007.
3. S. Chari, J.R. Rao, and P. Rohatgi, "Template Attacks," Proc. 4th Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 02), LNCS 2523, Springer, 2003, pp. 13-28.
4. "FIPS-197: Advanced Encryption Standard," Nat'l Inst. of Standards and Technology, Nov. 2001; http://www.itl.nist.gov/fipspubs.
5. J.J.A. Fournier et al., "Security Evaluation of Asynchronous Circuits," Proc. 5th Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 03), LNCS 2779, Springer, 2003, pp. 137-151.
6. K. Tiri, M. Akmal, and I. Verbauwhede, "A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards," Proc. 28th European Solid-State Circuits Conf. (ESSCIRC 02), IEEE Press, 2002, pp. 403-406.
7. T. Popp and S. Mangard, "Masked Dual-Rail Pre-Charge Logic: DPA-Resistance without Routing Constraints," Proc. 7th Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 05), LNCS 3659, Springer, 2005, pp. 172-186.
8. S. Mangard, T. Popp, and B.M. Gammel, "Side-Channel Leakage of Masked CMOS Gates," Proc. Topics in Cryptology: Cryptographers' Track at RSA Conf. (CT-RSA 05), LNCS 3376, Springer, 2005, pp. 351-365.
9. D. Suzuki and M. Saeki, "Security Evaluation of DPA Countermeasures Using Dual-Rail Pre-charge Logic Style," Proc. 8th Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 06), LNCS 4249, Springer, 2006, pp. 255-269.
10. K. Tiri and P. Schaumont, "Changing the Odds against Masked Logic," Proc. 13th Intl Workshop Selected Areas in Cryptography (SAC 2006), LNCS 4356, Springer, 2007, http://rijndael.ece.vt.edu/schaum/papers/2006sac.pdf.