Low-power process-variation tolerant arithmetic units using input-based elastic clocking

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2007, Pages 74-79

  Mohapatra, Debabrata ^a   Karakonstantis, Georgios ^a   Roy, Kaushik ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

Elastic clocking; Low power; Process tolerant

Indexed keywords

ELASTIC CLOCKING; LOW POWER; PROCESS TOLERANT;

DATA ACQUISITION; ENERGY DISSIPATION; SYSTEMS ANALYSIS; THRESHOLD VOLTAGE; THROUGHPUT; TRANSISTORS;

DIGITAL ARITHMETIC;

EID: 36949018670     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1283780.1283797     Document Type: Conference Paper

References (10)

1. S. Borkar et. al., "Design and reliability challenges in nanometer technologies", DAC, 2004.
2. Y. Chen, et. al, "Cascaded carry-select adder (CCSA): a new structure for low-power CSA design", ISLPED, 2005.
3. H. Suzuki, et. al, "Low Power Adder with. Adaptive Supply Voltage", ICCD, pp. 103-106, October 2003.
4. J. Rabaey, "DigitalIntegrated Circuits: A Design Perspective", Prentice Hill, Second Edition, 2003.
5. L. Benini, et. al, "Telescopic units: Increasing the average throughput of pipelined designs by adaptive latency control", DAC, pp. 22-27, June 1997.
6. S. Ghosh, et. al, "A New Paradigm for Low-power, Variation-Tolerant Circuit Synthesis Using Critical Path Isolation", ICCAD, 2006.
7. BPTM 70nm: Berkeley predictive technology model.
8. Synopsys Design Compiler, www.synopsys.com
9. SPEC 2000 Benchmarks, www.spec.org
10. Simplescalar Tool Set, www.simplescalar.com